From nobody Fri Dec 19 09:35:33 2025 Received: from mail-ej1-f51.google.com (mail-ej1-f51.google.com [209.85.218.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BC2CE20C492 for ; Sat, 7 Jun 2025 09:34:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749288844; cv=none; b=IJ4DANkJxxJ+lOX/LHVYv8N6TLLtafCl6VC8ENCScSoaRH7LKXJDqSf4odU2FsRxB94DxL6AZbl/HpVmGMw3ExlwnllcWlSX1Ngt59z3ZqPpMMs+Jutypc8kBIRN3CVq9xwUN0m4PSEa8RCKQkgfNHWeIbx07crGoCPgUjtIDPY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749288844; c=relaxed/simple; bh=EnaaBSVIHASN/VvhxdKxZE1FQofT/VReabBoLiuFpnQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ElMpAOoeax+wJQyaoMlt9u4GlQ49eZvVpPdontBiLINGYYnSImo16oUK4E3/GTmH+PMabGL660yksS//BVDVOmApsWuIxUFKPtqjSREZAAAhjd3UyglN+brw97uyPztf68cNkFBmchUKGavN56xP5eOLnADrxzS8A2+TWwtXnIM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=n/NLTqi8; arc=none smtp.client-ip=209.85.218.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="n/NLTqi8" Received: by mail-ej1-f51.google.com with SMTP id a640c23a62f3a-ad89ee255easo510835066b.3 for ; Sat, 07 Jun 2025 02:34:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1749288841; x=1749893641; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=BY5a2j93oXGkMU8803msBPZC+Hhuefek8iCrsedNGL4=; b=n/NLTqi8v9f7AOCjY4GwR8GESyZkUtHcjXvwt83GQRJzE/dzTkNjBZFcs20xkaIldO fS9NHeVXAoZifLoavMYQ68uXmqBdvFQX8yggw+sSU4UNbURaLeQK1Ndn4+bTPf/rSdy9 pKQ9WdfxXO3AjBDuBFEd9H+iDhyxT4/hjhZjw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749288841; x=1749893641; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=BY5a2j93oXGkMU8803msBPZC+Hhuefek8iCrsedNGL4=; b=Qx9+6Idk5FeNgqvc4ty2sYrLVXLRYId9CbYp3b9uaAe9RFCs0w65hmCeNFvn+baF/p Oh62SHXLaibX64aIsScHMylaTu1Db0XN/x04sr93hiZC6dr8lvryiBghhChZXFq++5NP VeaxchXYHXT2utL259yduQK3b7ZkPO8pKkDASbyOJXc+GGx0AUptrlBZ0Ods0UFfruED iIso40SdxMwCQvR0JfrPq6GrYVasz5XGdBH06Tgd+9z0Cp4BOXXkplwpIgAHLRkBp9wg wf4iKlUZmP1nzKRDXpelubFAoMhCOxfIejUQacUjPM1KmhFehoGkK6Pufnz807YMlRdn 1piQ== X-Gm-Message-State: AOJu0YzHYQnGD4kONb6ln1ErfoZEp4pfKzoNFyRMTBy3M75pXdiRRqd1 yrRQOiWyybroK+7wfpG4Wu8H1iN172/4REpHlBV4G/xgUKndwuBaxTejgRxTAcKmsDwlHdtp/aA xIAz5 X-Gm-Gg: ASbGncsGVsIntv7Cc7eaDHDuBrsTmau0UVh0RwATkDJeWZ2RxR932r1Kvivoh+gwsDg K5ZeU6JYqlkHuljYaV2jfMtt9++FzWeTe3abq0Nu8HYphflSKVxzPWWiuiWCx81gZdVQDv7ARwn 8I4/VYTx7veMzMn321oRrtuaJ18ox4tBM964nB+XCCszHqR8kXOxpM+FD+LlfHHZ9wfTBCe2MRy wGH7xI2wKF+y1CGThC/JY5MPgoqY4aePzKTIGcsmEfMzgry0zdJzCYcXlLEaqrE5JImOFXe0k4Q slfnAzMSxNr7+SgIEr2B3JK4b/SoaW/PU9RyppgKMVetWui3wnT8P3CbDXIdtf8DRJAvPF9Fu1J vfOI1Mxd20oK/Mhe8xH5NgBl6j8T3vjMIl/bfXaA+LzNOdZV8bCscOfwzRTTUOIktpxMAyGKf3j 8sz6bwq2nhCQl8 X-Google-Smtp-Source: AGHT+IH+nnLe4nhY/KmC1nxcHmSMY3MeJ1Ohpe9/3X5P0YmlpM51ucnPzgCI+0Whb6pU1/wD56roKQ== X-Received: by 2002:a17:907:970c:b0:ad8:a935:b905 with SMTP id a640c23a62f3a-ade1a905ae2mr485259166b.22.1749288840892; Sat, 07 Jun 2025 02:34:00 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-87-5-95-99.retail.telecomitalia.it. [87.5.95.99]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ade1dc1c316sm251541066b.98.2025.06.07.02.33.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 07 Jun 2025 02:34:00 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Matteo Lisi , linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH 09/10] ARM: dts: imx6ul: support Engicam MicroGEA GTW board Date: Sat, 7 Jun 2025 11:33:21 +0200 Message-ID: <20250607093342.2248695-10-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250607093342.2248695-1-dario.binacchi@amarulasolutions.com> References: <20250607093342.2248695-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Support Engicam MicroGEA GTW board with: - 256 Mbytes NAND Flash - 512 Mbytes DRAM DDR2 - Buttons - LEDs - Micro SD card connector - USB 2.0 high-speed/full-speed - Ethernet MAC Signed-off-by: Dario Binacchi --- arch/arm/boot/dts/nxp/imx/Makefile | 1 + .../nxp/imx/imx6ull-engicam-microgea-gtw.dts | 164 ++++++++++++++++++ 2 files changed, 165 insertions(+) create mode 100644 arch/arm/boot/dts/nxp/imx/imx6ull-engicam-microgea-gtw.= dts diff --git a/arch/arm/boot/dts/nxp/imx/Makefile b/arch/arm/boot/dts/nxp/imx= /Makefile index 32dfd69b8d8b..de4142e8f3ce 100644 --- a/arch/arm/boot/dts/nxp/imx/Makefile +++ b/arch/arm/boot/dts/nxp/imx/Makefile @@ -357,6 +357,7 @@ dtb-$(CONFIG_SOC_IMX6UL) +=3D \ imx6ull-dhcom-picoitx.dtb \ imx6ull-dhcor-maveo-box.dtb \ imx6ull-engicam-microgea-bmm.dtb \ + imx6ull-engicam-microgea-gtw.dtb \ imx6ull-engicam-microgea-rmm.dtb \ imx6ull-jozacp.dtb \ imx6ull-kontron-bl.dtb \ diff --git a/arch/arm/boot/dts/nxp/imx/imx6ull-engicam-microgea-gtw.dts b/a= rch/arm/boot/dts/nxp/imx/imx6ull-engicam-microgea-gtw.dts new file mode 100644 index 000000000000..1c82ac08bfb4 --- /dev/null +++ b/arch/arm/boot/dts/nxp/imx/imx6ull-engicam-microgea-gtw.dts @@ -0,0 +1,164 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2025 Amarula Solutions, Dario Binacchi + * Copyright (C) 2025 Engicam srl + */ + +/dts-v1/; + +#include "imx6ull-engicam-microgea.dtsi" + +/ { + compatible =3D "engicam,microgea-imx6ull-gtw", + "engicam,microgea-imx6ull", "fsl,imx6ull"; + model =3D "Engicam MicroGEA i.MX6ULL GTW Board"; + + + reg_1v8: regulator-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + reg_3v3: regulator-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + }; + + gpio-keys { + compatible =3D "gpio-keys"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_gpio_keys>; + + user-button { + label =3D "User button"; + gpios =3D <&gpio1 13 GPIO_ACTIVE_LOW>; + linux,code =3D ; + wakeup-source; + }; + }; + + leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_leds>, <&pinctrl_pwrled>; + + led-0 { + gpios =3D <&gpio5 7 GPIO_ACTIVE_HIGH>; + default-state =3D "on"; + }; + + led-1 { + gpios =3D <&gpio1 14 GPIO_ACTIVE_HIGH>; + }; + + led-2 { + gpios =3D <&gpio1 15 GPIO_ACTIVE_HIGH>; + }; + + led-3 { + gpios =3D <&gpio1 12 GPIO_ACTIVE_HIGH>; + }; + }; + + usb_hub: usb-hub { + compatible =3D "smsc,usb3503a"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_usb_hub>; + reset-gpios =3D <&gpio5 6 GPIO_ACTIVE_LOW>; + }; +}; + +&iomuxc { + + pinctrl_gpio_keys: gpio_keysgrp { + fsl,pins =3D < + MX6UL_PAD_JTAG_TDI__GPIO1_IO13 0x0b0b0 + >; + }; + + pinctrl_leds: ledsgrp { + fsl,pins =3D < + MX6UL_PAD_JTAG_TCK__GPIO1_IO14 0x130b0 + MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15 0x130b0 + MX6UL_PAD_JTAG_TDO__GPIO1_IO12 0x130b0 + >; + }; + + pinctrl_uart1: uart1grp { + fsl,pins =3D < + MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1 + MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1 + >; + }; + + pinctrl_uart2: uart2grp { + fsl,pins =3D < + MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX 0x1b0b1 + MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX 0x1b0b1 + MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS 0x1b0b1 + MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS 0x1b0b1 + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins =3D < + MX6UL_PAD_SD1_CMD__USDHC1_CMD 0x17059 + MX6UL_PAD_SD1_CLK__USDHC1_CLK 0x10059 + MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059 + MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059 + MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059 + MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059 + >; + }; +}; + +&uart1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart1>; + status =3D "okay"; +}; + +&uart2 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart2>; + status =3D "okay"; +}; + +&usbotg1 { + dr_mode =3D "otg"; + status =3D "okay"; +}; + +&usbotg2 { + dr_mode =3D "host"; + disable-over-current; + status =3D "okay"; +}; + +/* MicroSD */ +&usdhc1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_usdhc1>; + vmmc-supply =3D <®_3v3>; + bus-width =3D <4>; + non-removable; + status =3D "okay"; +}; + +&iomuxc_snvs { + pinctrl_pwrled: ledsgrp { + fsl,pins =3D < + MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x130b0 + >; + }; + + pinctrl_usb_hub: usb_hubgrp { + fsl,pins =3D < + MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x17059 + >; + }; +}; --=20 2.43.0