From nobody Fri Dec 19 19:17:52 2025 Received: from mail-ej1-f44.google.com (mail-ej1-f44.google.com [209.85.218.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4E98C14F9D6 for ; Thu, 5 Jun 2025 14:27:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749133661; cv=none; b=FvSqvDfbynxns4T8m5sDeZ7RMjYIJl8OgmwUDsYfwz9C/b9XUbHCDBS5Ac7dJc5JFvb/wsThJrbjsRaiRQBVUXiXJJMbAlF1VXs85/BZBPpk3LyO56Sr1dYhQ+Zz+DaK2tiZ4Fn8d0sAJz24Rh1kz6B0DCfkS78eHe+7hxB3ync= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749133661; c=relaxed/simple; bh=d44pp7bg/0wIIq7z05oaUJ9/FrNJIkkgaZmZ8zOXO7Q=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Ldg80DaDXjAU24HIoYZUZQ8GhAjr5Iv8NiPDzfO2XMS5W6OrvJ7ISFtYuSXMs/4DUQB/FMGbbEdeI01bMgbOIBBk2MJXWZbTN5XQqOtrOvj30xKN48WlA1Kjdoq+JHyvem1n7Ay+DuezsHolB3rTny+pkY9TnUnYWQgHP/LYTyQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZT9yqr9X; arc=none smtp.client-ip=209.85.218.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZT9yqr9X" Received: by mail-ej1-f44.google.com with SMTP id a640c23a62f3a-ad8a6c202ffso188231066b.3 for ; Thu, 05 Jun 2025 07:27:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1749133658; x=1749738458; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=NQfQJcrMsIo+AcLVVU2Iyqzi23qikxIRv3R2G7M+wXs=; b=ZT9yqr9XJFdsPu66DFZz+b2vknmW808ND7ytveK65/EiJsvzGQzOZsNkSMIeanN0sO 4LuzqhsE1EhL717PG2OcRweGl8evimmMTaDBo67kjPVYrG8ERRdEzy94Gux1ruKjgsVM /8EkDH0Uiky0Pk1b9h4GZbXJXKC1K9/leZtzAu9YpfptA5co+IyMb4/3oa17XTSCSmhD qmW0hqQZww2whEuswUihugCK3D0NvLGSXVNx8epdW7V/mJB5krWQAHf9F9lHOiVBEk8H assRz+owvp3x1mwy4hjyM/UTiBmOh4R+7GoWMxs0crikHvsuvsHhm4k1L3f70sdZxUJJ BoWQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749133658; x=1749738458; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NQfQJcrMsIo+AcLVVU2Iyqzi23qikxIRv3R2G7M+wXs=; b=XwdpDNeY4nJcD8ByxffrxnLccMiSDQbYWnL84JwKMLpC4oS3IAF7ZOI/XIK0XehB/8 tQQxkamEESS8XImkpMo3lFgKKsrTTL3isZeAZK0X0irWwiIx5MZozzCXN+ympCy7Saaf 0fQJz9X4SoEPKC1PGATrL9rsI8ofiFmdq3H92uyRnkKYTEq0J4qUURxxJFI+3jkAiuPU HhFXI9o3WOPWaGrBvTVwdwm9CizT/nJlcrR1pvn2XYCXLgnB47A890rjGzuqS7aniBPF 4AIy0rvmM4qqJi7QPs8Q5hfozzmSn4IImRbyGI5yRKixbBxYQz16wMkhMN2iaOJTnmRU vIxQ== X-Forwarded-Encrypted: i=1; AJvYcCXO6xPgXk2SOLj/O3uuJuYDGaw8tCxjBm5WH67FRUsUhYmZEBjNQRPvAsuafYQ/v5/+8+iGVf7VGysPdLw=@vger.kernel.org X-Gm-Message-State: AOJu0YyuFAjDayuNNIxhFz1MYZ/Hjh/NGXFreHykoQf4P1ozMEmxeBPx 4lYX9AVix9ELqJ04VEUkEWIFiVnlzeqSISKJCs/HPcCgKX1k0NgcEzNe X-Gm-Gg: ASbGncvi5assYODsnIVHj/RCWf4yOAX/OlwW0/A9u6DweMGGS3UTwK6w4u4QDrf5x17 OSVG3gtNOi/iCuvnx+VBwQ0t/5As/JqzFLgzdK7UpXJ4Kb6tWfK5AMaG8l5do5FkhYP8JKIGVii xdkV7jLVAXhupnbSMatOmvBYxE4QyvCEzpAGSIc0vA7ueQmVH2Cl6SA//OXsZ25P1uVHiAAHLtS U/Y2GgwhfIiPOU5GRj5TMQ1DqIFlTvGSusX3HADNuGn0EQ2qFxcQZkBi6+mAqiXKRGPQfmodAsL z8HKN5VwwYw4OZCp6xdnPzGbZ+ktuf9aLtXre5ZlIQLl6+rma+o5+Cxw3ny3D0cGpQ== X-Google-Smtp-Source: AGHT+IFwe5C2o1uAZSF+9u7N6eEltXe4b3nbmDH17scLJ4d9dAAMM1rmb/nxcKD3C/dbzwVJsBft+Q== X-Received: by 2002:a17:906:dc93:b0:ad2:3f1f:7974 with SMTP id a640c23a62f3a-addf8c9a9f3mr665611966b.10.1749133658230; Thu, 05 Jun 2025 07:27:38 -0700 (PDT) Received: from wslxew242.. ([188.193.103.108]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ada5d84e75fsm1259338066b.81.2025.06.05.07.27.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Jun 2025 07:27:37 -0700 (PDT) From: =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= To: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, shawnguo@kernel.org Cc: =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= , linux-kernel@vger.kernel.org Subject: [PATCH 1/3] MAINTAINERS: Add i.MX8MP Ultra-MACH SBC to ULTRATRONIK BOARD SUPPORT Date: Thu, 5 Jun 2025 16:27:24 +0200 Message-ID: <20250605142728.2891465-2-goran.radni@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250605142728.2891465-1-goran.radni@gmail.com> References: <20250605142728.2891465-1-goran.radni@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable The i.MX8MP-based Ultra-MACH SBC is supported by Ultratronik, and its device tree has been added under arch/arm64/boot/dts/freescale/. To ensure proper maintainer coverage and notification of relevant changes, add the imx8mp-ultra-mach-sbc.dts file to the existing ULTRATRONIK BOARD SUPPORT section. This follows the established pattern already used for the STM32MP157C- based Ultra-FLY SBC. Signed-off-by: Goran Ra=C4=91enovi=C4=87 --- MAINTAINERS | 1 + 1 file changed, 1 insertion(+) diff --git a/MAINTAINERS b/MAINTAINERS index 75da23034e18..d830e6709c82 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -25281,6 +25281,7 @@ M: Goran Ra=C4=91enovi=C4=87 M: B=C3=B6rge Str=C3=BCmpfel S: Maintained F: arch/arm/boot/dts/st/stm32mp157c-ultra-fly-sbc.dts +F: arch/arm64/boot/dts/freescale/imx8mp-ultra-mach-sbc.dts =20 UNICODE SUBSYSTEM M: Gabriel Krisman Bertazi --=20 2.43.0 From nobody Fri Dec 19 19:17:52 2025 Received: from mail-ej1-f47.google.com (mail-ej1-f47.google.com [209.85.218.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 33E1A1FC7CB; Thu, 5 Jun 2025 14:27:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749133663; cv=none; b=dKYOxEiZlcCylwA3eBGMxF1VGa9STCEn31+x4Rz/bBawSTdFJFvdI3BWh5BphpT9kiEhyt3Nmij4wazC1wzq0+numylf71IT0CYHE4FVrZl8YxPBSxd+t0W7wunhPqRfK8OZz8nGN0ALx77nzdaoWUCUoAjDJXbxopiH5VPCnIU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749133663; c=relaxed/simple; bh=A5jD3ejRSvW3K9NWhSoFtR50fYJ1zlYNSvIe9r5kN0I=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Qg6uecuWZZuKXRW2MuVoMQ0but0tg5azYS432hF0T9Bawoxsri52CPtFsu/jq8tq+nPXsQNMdkkAGU8fUHRem1jTHHy0vY5txbazitJLExFgbPfyeyv6GZyDgBkIrx4qCHZbzSIkBrKYnYdRS5Ij3fABUFjTW8j7z4k5tqdKy34= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SwWCdkMa; arc=none smtp.client-ip=209.85.218.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SwWCdkMa" Received: by mail-ej1-f47.google.com with SMTP id a640c23a62f3a-ad1d1f57a01so194570366b.2; Thu, 05 Jun 2025 07:27:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1749133660; x=1749738460; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=57xzO+d3ZxX6n2hH4vAXrDJfqV19fBQyeOjTdJ3CZDw=; b=SwWCdkMarS1Jg0EgOZGTq3siZeubvLsPjs3JfRS+hcd3GuQoxDAkqlcNDxuA/aG5Oi xujS6VvD6PU3ScYGwxhfHX1fSjrsZoy6lmJk+As6EiPjezDV+6RfHZpY5qIuTIISeXa4 mzK38EC2oEkj1yEFqmhbMvogOlhNEqxuTTLIdKJniZpNBtuWIJ51yphN1jHjimHRYT4Z D7hg/O6FN3koW3UpWndw7wd7qXWPaCYHNqC7DBkqm3Pg6nhC28oagEmzkPzwd1ViFE/y MJj70rMGBF2ADktP7S+5W5GpWsf/x1max7TXtIxE15qdt359oh4xnw+HweyHlajjRC3a rT7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749133660; x=1749738460; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=57xzO+d3ZxX6n2hH4vAXrDJfqV19fBQyeOjTdJ3CZDw=; b=Xm1PX6uTABlI/JJov4e1nQHlDZyfyz0CZ2io+O1iSlZ+FIU7K56fun57k0h+00FmvY CFiHKElSfZOI8RKgf2O8gRhtl9sDbJ9PYzqewQUV5+sQ1ntk34VmPJE8qFiIZ198sLa7 cbmEtDa67AAabcsb1bEhIRQgvneD8aOwQyozCjxcmcrWveoKiCEKQPCvsD8QEaPsSWuj +cLpNVRJaHPRlWWhX8WimVVq+sB8+ks25zxrGuTPyTngyeUcs4W618Tq8USX84tfSFw7 IWUqhjehAU+axqyDBANK1kJqZg9ktEZmyPJJpJs2fK1rtCXvfl/2XxUf2oKI0y2kzbIu gNOg== X-Forwarded-Encrypted: i=1; AJvYcCX9UKhOmrWDGIAtEbZv2Ywu/EeLLAVHyG8Ab4sfM2rIC7Rmsi+KXR8t9sQlUBXFZ6o5um/yhodrC5/HurMH@vger.kernel.org, AJvYcCXQxG+vhrJcKSqS+X7JwLHjSsc8gj3lDXaf5qCoCrpMBCG9mwDQrcgJBNvyhE4SZ4dbwONdy6fX2ADl@vger.kernel.org X-Gm-Message-State: AOJu0Yz9Yz/6cRXrs0OCZUR2d+/0Gfzld9Ar+mcexu+9Z8MijcnMEmz7 7/F3aKSqP5V9sQxm7w9kBe4dR2vUaCB1nkzUm3ihTQMESuQybo0q4uO/ X-Gm-Gg: ASbGncvQbz/7u7o4XCQyfK+Ih1HMkE343nFToLxHKJKNyp1M+Tqh1aUrWFY+AomDFQc zYaKyj5y9KDXzzm2pjp4MtwZeetiFDGoPVXWcTozxPZ8FHQHGfekJA3HsLWAihpzbkofQ/l9aRp PDvsSf7NO3W1+FQLbvHD23v9f0/MokSDe9ts6FmN9G/1wkU97mXqIVE2b1o0IgRkHBgnFZEzAuc 3yef2/AFSZqBApHaswe03xn3K34p5K84nqXchcSAobf+dMNhKM6TkOnxze2+EDd5S7C69DqUQGE vFs/D/FVe9TSPhJjyfWaOxtehZRAhtd1jnvCxghOmKNUP1hMZ47AcQ0= X-Google-Smtp-Source: AGHT+IExXKyqipY7/C64g5PuRqJqC74nzuFMZGh4GnDM3TITTgJ/3AnkOwhim+3iKsxFUIW3s+firw== X-Received: by 2002:a17:906:f5a7:b0:ad5:5302:4023 with SMTP id a640c23a62f3a-addf8f25567mr616060966b.44.1749133660045; Thu, 05 Jun 2025 07:27:40 -0700 (PDT) Received: from wslxew242.. ([188.193.103.108]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ada5d84e75fsm1259338066b.81.2025.06.05.07.27.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Jun 2025 07:27:39 -0700 (PDT) From: =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Shawn Guo Cc: =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/3] dt-bindings: arm: imx8mp: Add Ultratronik Ultra-MACH SBC Date: Thu, 5 Jun 2025 16:27:25 +0200 Message-ID: <20250605142728.2891465-3-goran.radni@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250605142728.2891465-1-goran.radni@gmail.com> References: <20250605142728.2891465-1-goran.radni@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Document the Ultratronik Ultra-MACH SBC, based on the NXP i.MX8MP SoC. This board is manufactured by Ultratronik GmbH and uses the compatible string "ux,imx8mp-ultra-mach-sbc". Signed-off-by: Goran Ra=C4=91enovi=C4=87 --- Documentation/devicetree/bindings/arm/fsl.yaml | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index d3b5e6923e41..49fa640b6806 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -1232,6 +1232,11 @@ properties: - const: tq,imx8mp-tqma8mpql # TQ-Systems GmbH i.MX8M= P TQMa8MPQL SOM - const: fsl,imx8mp =20 + - description: Ultratronik SBC i.MX8MP based boards + items: + - const: ultratronik,imx8mp-ultra-mach-sbc + - const: fsl,imx8mp + - description: Variscite VAR-SOM-MX8M Plus based boards items: - const: variscite,var-som-mx8mp-symphony --=20 2.43.0 From nobody Fri Dec 19 19:17:52 2025 Received: from mail-ed1-f54.google.com (mail-ed1-f54.google.com [209.85.208.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BA96C27465B; Thu, 5 Jun 2025 14:27:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749133667; cv=none; b=BVAS9X4Y6vgadF0UZw5iqNQsU0cvDJwJMEZIKvP57itRBVKrCTzQcTxllSpFyLQ/wqIxnfLU7XGIyoG2+oFOYWa69/6jmsV61RNdLKJHgducQDlaS1f6vu4m6yBGKgm3mOOzJjbxFm6c8HDFvyA/+j6xC8dZ4sv7pa1+UrASLp8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749133667; c=relaxed/simple; bh=TP1oexDIB/SYGgapbBmOiY781UoUqNbJA7aV9NX2iU8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=jRFbZWtjOz3HMbZIgPbHeljfvZTNOeE9+6/SMeVYuBF6UlKBHz7k6S3P9j8ezLWgdT6qMKXRdo0H5xeSU4pZrWyc63axRm9JKIIRKiJcIgmMRPTYCjPusNeaygcESOaXchw/jonoXSJCsmFSYBILRcV47M4Dnl73rnsCv1Nb+hs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZQyDDYzH; arc=none smtp.client-ip=209.85.208.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZQyDDYzH" Received: by mail-ed1-f54.google.com with SMTP id 4fb4d7f45d1cf-602039559d8so2146382a12.1; Thu, 05 Jun 2025 07:27:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1749133663; x=1749738463; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ByuBC0fVopM6dCW3bOT+z1AD1Oom4HXGFupuuDsjtNI=; b=ZQyDDYzHmGdiwrZJp4OtiKYtzg96Ja3MujWNL9yEOy7U98z6d5UtSMziP9zooZCveK 6ja57xw6psFxs6X4aRq8m7FqlmxZO7lXkGCGNyRItxFY+u1F3MWNR6zMsntu7ulWtrpO c+l5awCrdVpPeVf8/YhNDPItcQTWrSu4AYgBMQxQk37Y0VeKbgO8Yu1vXXNuOA3gfv9b v5wrUKOswDmUTs4tJL98v8Kk4K8eGe5PycCuXC9ZPUbWmkeGsdXUzO/sA8NVHdw6cdAR b4EWJd/z+dIJoZoi4YB6Wn8Ulvxs2cEl+ouTRoO+uqg5g1+hn2VAMrK7SZWtkki/I2UW V1QQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749133663; x=1749738463; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ByuBC0fVopM6dCW3bOT+z1AD1Oom4HXGFupuuDsjtNI=; b=kKQUZHRD52x/F08NBU03U/HcmcSX2ZKqaR3O4Kft5U5i9/zKQJr1pzMsdc7SNf6L5y uWP95SjFTxv0tHDWugilmHkiR1CjxriEOHRB3zdQvX0UHniUqIcUzJchrWFj00kjQntx zENvUjm4aqFPCVbo1O10ibzR+Kb1Fu9DVDuXcK0ByvLX+jGqiWssH94X5cX/biKeKRCs aHJOgQSObniX4lQeA2rUlCODIGQPxsF+26hPRKuFGrgYk40x7XJSCiEX3GL5qy4DaJhe HOiRezi48WLbtbNhzdhF3cDcLkOFNt8JglNgPfkSW2JTTJRPET/7dOVybbEyGJ69aaxJ iKEA== X-Forwarded-Encrypted: i=1; AJvYcCU135rPMm8ZOHP4+Y4n72Dh5uzwhHuTQiu4orrT3cYhVsGFccSzrC7Vaah+tnMxSNn7et6lxEMm5xtX@vger.kernel.org, AJvYcCVIozVghSDg5BVrRDLDIKrcsgJcmfJr84C6N1uth7nIGHwI1cbIDMlfMDu4rAjTeFumjpOnNnTv+BaEKe6o@vger.kernel.org X-Gm-Message-State: AOJu0Yz8fAK+DO0oeQOjht6H3uIiBV+nWomgxI84HW4DWEQtjZjos39Y fDmTz8te7B/hvkwd7Y0KU8OLRdt3Q8ww9QAWjWzUv1CpWntj/tNJLC1gnNq7eA== X-Gm-Gg: ASbGncvYASnQhov1stMCUHuHVdWzsSGZ2LFJb0MNeD7PLXOgeCltXE5EZKkSVlyZpyC IZcRbiHFdh+FEh82/ViAKa0w/yZxpj2urQnj7+7/p7rH9K2BKBlfsuwaM3xGcNUjno6cIE8Dvd5 R3KF89oDU4URfXZZF95eCnG7PGAxE59L9wBtIokDkPv+Aa0c6I3C4tnBWcItQT/rnNbTwXZOwF1 d+pMCB4/FrXXNu4miG9A8eghGkCuOmIYWNqqu8fSuF50y7kKYhPqURCkQdF0X3kN8rjxw/5UonV PoDq1f7WH3osskVffuBzDbsgknAeUQn0qETmDCr5895dZtpXdatmKjgdIKkckObNTQ== X-Google-Smtp-Source: AGHT+IFNmjsOc62PxFlwV9m2BZRYaDiZOL/o0d+Dc+3GrP7pJUYw8ZanPqPY6KtY/Y/vWcvqzd5W7w== X-Received: by 2002:a17:907:1c90:b0:ad8:9645:798c with SMTP id a640c23a62f3a-addf8fa9711mr701206966b.51.1749133662665; Thu, 05 Jun 2025 07:27:42 -0700 (PDT) Received: from wslxew242.. ([188.193.103.108]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ada5d84e75fsm1259338066b.81.2025.06.05.07.27.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Jun 2025 07:27:42 -0700 (PDT) From: =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= To: Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , =?UTF-8?q?Goran=20Ra=C4=91enovi=C4=87?= , =?UTF-8?q?B=C3=B6rge=20Str=C3=BCmpfel?= Cc: imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/3] arm64: dts: imx8mp: Add initial support for Ultratronik imx8mp-ultra-mach-sbc board Date: Thu, 5 Jun 2025 16:27:26 +0200 Message-ID: <20250605142728.2891465-4-goran.radni@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250605142728.2891465-1-goran.radni@gmail.com> References: <20250605142728.2891465-1-goran.radni@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Add initial device tree support for the Ultratronik Ultra-MACH SBC based on the NXP i.MX8M Plus SoC with 2GB LPDDR4. The board features: - 1 x USB 2.0 Host - 1 x USB 2.0 via USB-C - Debug UART + 1 x UART + 1 x USART - SD card and eMMC support - 2 x Ethernet (RJ45) - HDMI This initial DTS enables basic board support for booting via SD card or eMMC. Signed-off-by: Goran Ra=C4=91enovi=C4=87 --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../dts/freescale/imx8mp-ultra-mach-sbc.dts | 907 ++++++++++++++++++ 2 files changed, 908 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-ultra-mach-sbc.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/f= reescale/Makefile index 0b473a23d120..e2f2500238fe 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -229,6 +229,7 @@ dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-skov-revc-tian-g0701= 7.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-toradex-smarc-dev.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-tqma8mpql-mba8mpxl.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-tqma8mpql-mba8mp-ras314.dtb +dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-ultra-mach-sbc.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-var-som-symphony.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-venice-gw71xx-2x.dtb dtb-$(CONFIG_ARCH_MXC) +=3D imx8mp-venice-gw72xx-2x.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8mp-ultra-mach-sbc.dts b/arch= /arm64/boot/dts/freescale/imx8mp-ultra-mach-sbc.dts new file mode 100644 index 000000000000..7a599250e697 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8mp-ultra-mach-sbc.dts @@ -0,0 +1,907 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (C) 2023 Ultratronik + */ + +/dts-v1/; + +#include +#include "imx8mp.dtsi" + +/ { + model =3D "NXP i.MX8MPlus Ultratronik MMI_A53 board"; + compatible =3D "ultratronik,imx8mp-ultra-mach-sbc", "fsl,imx8mp"; + + aliases { + ethernet0 =3D &fec; + ethernet1 =3D &eqos; + rtc0 =3D &hwrtc; + rtc1 =3D &snvs_rtc; + }; + + chosen { + stdout-path =3D &uart2; + }; + + gpio-sbu-mux { + compatible =3D "nxp,cbdtu02043", "gpio-sbu-mux"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_sbu_mux>; + select-gpios =3D <&gpio4 20 GPIO_ACTIVE_HIGH>; + enable-gpios =3D <&gpio2 20 GPIO_ACTIVE_HIGH>; + orientation-switch; + + port { + usb3_data_ss: endpoint { + remote-endpoint =3D <&typec_con_ss>; + }; + }; + }; + + gpio-keys { + compatible =3D "gpio-keys"; + + button-0 { + gpios =3D <&gpio4 27 GPIO_ACTIVE_LOW>; /* Wakeup */ + label =3D "Wakeup"; + linux,code =3D ; + pinctrl-0 =3D <&pinctrl_gpio_key_wakeup>; + pinctrl-names =3D "default"; + wakeup-source; + }; + }; + + leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_gpio_leds>; + + led1 { + label =3D "red"; + gpios =3D <&gpio4 24 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + + led2 { + label =3D "green"; + gpios =3D <&gpio4 25 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + + led3 { + label =3D "yellow"; + gpios =3D <&gpio4 26 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + }; + + reg_usba_vbus: regulator-usba-vbus { + compatible =3D "regulator-fixed"; + regulator-name =3D "usb-A-vbus"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpio1 12 GPIO_ACTIVE_HIGH>; + enable-active-high; + + pinctrl-names=3D"default"; + pinctrl-0 =3D <&pinctrl_usb1>; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_reg_usdhc2_vmmc>; + regulator-name =3D "VSD_3V3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpio =3D <&gpio2 19 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; +}; + +&A53_0 { + cpu-supply =3D <&buck2>; +}; + +&A53_1 { + cpu-supply =3D <&buck2>; +}; + +&A53_2 { + cpu-supply =3D <&buck2>; +}; + +&A53_3 { + cpu-supply =3D <&buck2>; +}; + +&ecspi1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>; + cs-gpios =3D <&gpio5 9 GPIO_ACTIVE_LOW>; + status =3D "okay"; + + slb9670: tpm@0 { + compatible =3D "infineon,slb9670", "tcg,tpm_tis-spi"; + reg =3D <0>; + spi-max-frequency =3D <32000000>; + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_slb9670>; + interrupt-parent =3D <&gpio1>; + interrupts =3D <0 IRQ_TYPE_LEVEL_LOW>; + }; +}; + +&ecspi2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>; + cs-gpios =3D <&gpio5 13 GPIO_ACTIVE_LOW>, + <&gpio1 8 GPIO_ACTIVE_LOW>, + <&gpio1 9 GPIO_ACTIVE_LOW>; + status =3D "okay"; + + nfc: st95hf@1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_nfc>; + reg =3D <1>; + compatible =3D "st,st95hf"; + spi-max-frequency =3D <100000>; + interrupt-parent =3D <&gpio1>; + interrupts =3D <7 IRQ_TYPE_EDGE_FALLING>; + enable-gpio =3D <&gpio1 6 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + }; +}; + +&eqos { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_eqos>; + phy-mode =3D "rgmii-id"; + phy-handle =3D <ðphy0>; + status =3D "okay"; + + mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethphy0: ethernet-phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x1>; + interrupt-parent =3D <&gpio4>; + interrupts =3D <18 IRQ_TYPE_LEVEL_LOW>; + }; + }; +}; + +&fec { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_fec>; + phy-mode =3D "rgmii-id"; + phy-handle =3D <ðphy1>; + fsl,magic-packet; + status =3D "okay"; + + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethphy1: ethernet-phy@2 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x2>; + interrupt-parent =3D <&gpio4>; + interrupts =3D <1 IRQ_TYPE_LEVEL_LOW>; + }; + }; +}; + +&flexcan1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_flexcan1>; + status =3D "okay"; +}; + +&gpio1 { + gpio-line-names =3D + "#TPM_IRQ", "GPIO1", "", "#PMIC_INT", + "SD2_VSEL", "#TOUCH_IRQ", "#NFC_INT_I", "#NFC_INT", + "#SPI2_CS2", "#SPI2_CS3", "#RTS4", "", + "USB_PWR", "GPIO2", "GPIO3", ""; +}; + +&gpio2 { + gpio-line-names =3D + "", "", "", "", "", "", "", "", + "", "", "", "", "#SD2_CD", "", "", "", + "", "", "", "", "#USB-C_EN", "", "", "", + "", "", "", "", "", "", "", ""; +}; + +&gpio3 { + gpio-line-names =3D + "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "DISP_POW", "GPIO4", + "#", "", "", "", "", "", "", ""; +}; + +&gpio4 { + gpio-line-names =3D + "BKL_POW", "#ETH1_INT", "#TPM_RES", "#PCAP_RES", + "", "", "", "", + "", "", "", "", "", "", "", "", + "", "", "#ETH0_INT", "#USB-C_ALERT", + "#USB-C_SEL", "", "", "", + "LED_RED", "LED_GREEN", "LED_YELLOW", "#WAKEUP", + "", "", "", ""; +}; + +&gpio5 { + gpio-line-names =3D + "", "", "", "", "", "", "", "", + "", "#SPI1_CS", "", "", "", "#SPI2_CS1", "", "", + "", "", "", "", "ENA_KAM", "ENA_LED", "", "", + "", "", "", "", "", "", "", ""; +}; + +&hdmi_pvi { + status =3D "okay"; +}; + +&hdmi_tx { + ddc-i2c-bus =3D <&i2c5>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_hdmi>; + status =3D "okay"; +}; + +&hdmi_tx_phy { + status =3D "okay"; +}; + +&i2c1 { + clock-frequency =3D <100000>; + pinctrl-names =3D "default", "gpio"; + pinctrl-0 =3D <&pinctrl_i2c1>; + pinctrl-1 =3D <&pinctrl_i2c1_gpio>; + scl-gpios =3D <&gpio5 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios =3D <&gpio5 15 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + status =3D "okay"; + + pmic: pca9450@25 { + reg =3D <0x25>; + compatible =3D "nxp,pca9450c"; + /* PMIC PCA9450 PMIC_nINT GPIO1_IO3 */ + pinctrl-0 =3D <&pinctrl_pmic>; + interrupt-parent =3D <&gpio1>; + interrupts =3D <3 GPIO_ACTIVE_LOW>; + + /* + * i.MX 8M Plus Data Sheet for Consumer Products + * 3.1.4 Operating ranges + * MIMX8ML8DVNLZAB + */ + regulators { + buck1: BUCK1 { /* VDD_SOC (dual-phase with BUCK3) */ + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <1050000>; + regulator-always-on; + regulator-boot-on; + regulator-ramp-delay =3D <3125>; + }; + + buck2: BUCK2 { /* VDD_ARM */ + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <1000000>; + regulator-always-on; + regulator-boot-on; + regulator-ramp-delay =3D <3125>; + nxp,dvs-run-voltage =3D <950000>; + nxp,dvs-standby-voltage =3D <850000>; + }; + + buck4: BUCK4 { /* +3V3 */ + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + regulator-boot-on; + }; + + buck5: BUCK5 { /* +1V8 */ + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + buck6: BUCK6 { /* DRAM_1V1 */ + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1100000>; + regulator-always-on; + regulator-boot-on; + }; + + ldo1: LDO1 { /* NVCC_SNVS_1V8 */ + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + ldo3: LDO3 { /* VDDA_1P8 */ + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + ldo4: LDO4 { /* ENET_2V5 */ + regulator-min-microvolt =3D <2500000>; + regulator-max-microvolt =3D <2500000>; + regulator-always-on; + regulator-boot-on; + }; + + ldo5: LDO5 { /* NVCC_SD2 */ + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + regulator-boot-on; + }; + }; + }; + + atecc508a@35 { + compatible =3D "atmel,atecc508a"; + reg =3D <0x35>; + }; + + eeprom@50 { + compatible =3D "atmel,24c16"; + reg =3D <0x50>; + pagesize =3D <16>; + }; +}; + +&i2c2 { + clock-frequency =3D <100000>; + pinctrl-names =3D "default", "gpio"; + pinctrl-0 =3D <&pinctrl_i2c2>; + pinctrl-1 =3D <&pinctrl_i2c2_gpio>; + scl-gpios =3D <&gpio5 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios =3D <&gpio5 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + status =3D "okay"; + + hwrtc: rtc@32 { + compatible =3D "epson,rx8900"; + reg =3D <0x32>; + epson,vdet-disable; + trickle-diode-disable; + }; + + ptn5110: ptn5110@52 { + compatible =3D "nxp,ptn5110", "tcpci"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_ptn5110>; + reg =3D <0x52>; + interrupt-parent =3D <&gpio4>; + interrupts =3D <19 IRQ_TYPE_LEVEL_LOW>; + + usb_con: connector { + compatible =3D "usb-c-connector"; + label =3D "USB-C"; + power-role =3D "dual"; + data-role =3D "dual"; + try-power-role =3D "sink"; + source-pdos =3D ; + sink-pdos =3D ; + op-sink-microwatt =3D <15000000>; + self-powered; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + port@0 { + reg =3D <0>; + typec_dr_sw: endpoint { + remote-endpoint =3D <&usb3_drd_sw>; + }; + }; + port@1 { + reg =3D <1>; + typec_con_ss: endpoint { + remote-endpoint =3D <&usb3_data_ss>; + }; + }; + }; + }; + }; +}; + +&i2c3 { + clock-frequency =3D <100000>; + pinctrl-names =3D "default", "gpio"; + pinctrl-0 =3D <&pinctrl_i2c3>; + pinctrl-1 =3D <&pinctrl_i2c3_gpio>; + scl-gpios =3D <&gpio5 18 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios =3D <&gpio5 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + status =3D "okay"; +}; + +&i2c5 { /* HDMI EDID bus */ + clock-frequency =3D <100000>; + pinctrl-names =3D "default", "gpio"; + pinctrl-0 =3D <&pinctrl_i2c5>; + pinctrl-1 =3D <&pinctrl_i2c5_gpio>; + scl-gpios =3D <&gpio3 26 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + sda-gpios =3D <&gpio3 27 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; + status =3D "okay"; +}; + +&lcdif3 { + status =3D "okay"; +}; + +&pwm1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_pwm1>; + status =3D "okay"; +}; + +&pwm2 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_pwm2>; + status =3D "okay"; +}; + +&snvs_pwrkey { + status =3D "okay"; +}; + +&uart2 { + /* system console */ + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart2>; + status =3D "okay"; +}; + +&uart3 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart3>; + status =3D "okay"; +}; + +&uart4 { + /* expansion port serial connection */ + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_uart4>; + status =3D "okay"; +}; + +&usb3_phy0 { + status =3D "okay"; +}; + +&usb3_0 { + status =3D "okay"; +}; + +&usb_dwc3_0 { + dr_mode =3D "otg"; + hnp-disable; + srp-disable; + adp-disable; + usb-role-switch; + status =3D "okay"; + + port { + usb3_drd_sw: endpoint { + remote-endpoint =3D <&typec_dr_sw>; + }; + }; +}; + +&usb3_phy1 { + vbus-supply =3D <®_usba_vbus>; + status =3D "okay"; +}; + +&usb3_1 { + status =3D "okay"; +}; + +&usb_dwc3_1 { + dr_mode =3D "host"; + status =3D "okay"; + snps,hsphy_interface =3D "utmi"; +}; + +&usdhc2 { + assigned-clocks =3D <&clk IMX8MP_CLK_USDHC2>; + assigned-clock-rates =3D <400000000>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 =3D <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 =3D <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + cd-gpios =3D <&gpio2 12 GPIO_ACTIVE_LOW>; + bus-width =3D <4>; + vmmc-supply =3D <®_usdhc2_vmmc>; + vqmmc-supply =3D <&ldo5>; + status =3D "okay"; +}; + +&usdhc3 { + assigned-clocks =3D <&clk IMX8MP_CLK_USDHC3>; + assigned-clock-rates =3D <400000000>; + pinctrl-names =3D "default", "state_100mhz", "state_200mhz"; + pinctrl-0 =3D <&pinctrl_usdhc3>; + pinctrl-1 =3D <&pinctrl_usdhc3_100mhz>; + pinctrl-2 =3D <&pinctrl_usdhc3_200mhz>; + vmmc-supply =3D <&buck4>; + vqmmc-supply =3D <&buck5>; + bus-width =3D <8>; + no-sd; + no-sdio; + non-removable; + status =3D "okay"; +}; + +&wdog1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_wdog>; + fsl,ext-reset-output; + status =3D "okay"; +}; + +&iomuxc { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_hog>; + + pinctrl_ecspi1_cs: ecspi1-cs-grp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09 0x40 /* #SPI1_CS */ + >; + }; + + pinctrl_ecspi1: ecspi1-grp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI1_SCLK__ECSPI1_SCLK 0x82 + MX8MP_IOMUXC_ECSPI1_MOSI__ECSPI1_MOSI 0x82 + MX8MP_IOMUXC_ECSPI1_MISO__ECSPI1_MISO 0x82 + >; + }; + + pinctrl_ecspi2_cs: ecspi2-cs-grp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13 0x40 /* #SPI2_CS */ + MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08 0x40 /* #SPI2_CS2 */ + MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09 0x40 /* #SPI2_CS3 */ + >; + }; + + pinctrl_ecspi2: ecspi2-grp { + fsl,pins =3D < + MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK 0x82 + MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI 0x82 + MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO 0x82 + >; + }; + + pinctrl_eqos: eqos-grp { + fsl,pins =3D < + MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC 0x0 + MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO 0x0 + MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0 0x90 + MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1 0x90 + MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2 0x90 + MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3 0x90 + MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK 0x90 + MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x90 + MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0 0x16 + MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1 0x16 + MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2 0x16 + MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3 0x16 + MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x16 + MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x16 + MX8MP_IOMUXC_SAI1_TXD6__GPIO4_IO18 0x10 /* #ETH0_INT */ + >; + }; + + pinctrl_fec: fec-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI1_RXD2__ENET1_MDC 0x0 + MX8MP_IOMUXC_SAI1_RXD3__ENET1_MDIO 0x0 + MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0 0x90 + MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1 0x90 + MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2 0x90 + MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3 0x90 + MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC 0x90 + MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL 0x90 + MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0 0x16 + MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1 0x16 + MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2 0x16 + MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3 0x16 + MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL 0x16 + MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC 0x16 + MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01 0x10 /* #ETH1_INT */ + >; + }; + + pinctrl_flexcan1: flexcan1-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SPDIF_RX__CAN1_RX 0x154 + MX8MP_IOMUXC_SPDIF_TX__CAN1_TX 0x154 + >; + }; + + pinctrl_gpio_key_wakeup: gpio-key-wakeup-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI2_MCLK__GPIO4_IO27 0x40 /* #WAKEUP */ + >; + }; + + pinctrl_gpio_leds: gpio-leds-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24 0x40 /* LED_RED */ + MX8MP_IOMUXC_SAI2_TXC__GPIO4_IO25 0x40 /* LED_GREEN */ + MX8MP_IOMUXC_SAI2_TXD0__GPIO4_IO26 0x40 /* LED_YELLOW */ + >; + }; + + pinctrl_hdmi: hdmi-grp { + fsl,pins =3D < + MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC 0x154 + MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD 0x154 + >; + }; + + pinctrl_hog: hog-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01 0x40 /* GPIO1 */ + MX8MP_IOMUXC_GPIO1_IO13__GPIO1_IO13 0x40 /* GPIO2 */ + MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14 0x40 /* GPIO3 */ + MX8MP_IOMUXC_SAI5_RXD2__GPIO3_IO23 0x40 /* GPIO4 */ + MX8MP_IOMUXC_I2C4_SCL__GPIO5_IO20 0x40 /* ENA_KAM */ + MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21 0x40 /* ENA_LED */ + MX8MP_IOMUXC_SAI1_RXD1__GPIO4_IO03 0x40 /* #PCAP_RES */ + MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10 0x40 /* #RTS4 */ + >; + }; + + pinctrl_i2c1: i2c1-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c0 + MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c0 + >; + }; + + pinctrl_i2c1_gpio: i2c1-gpio-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C1_SCL__GPIO5_IO14 0xc0 + MX8MP_IOMUXC_I2C1_SDA__GPIO5_IO15 0xc0 + >; + }; + + pinctrl_i2c2: i2c2-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL 0x400001c0 + MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA 0x400001c0 + >; + }; + + pinctrl_i2c2_gpio: i2c2-gpio-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C2_SCL__GPIO5_IO16 0xc0 + MX8MP_IOMUXC_I2C2_SDA__GPIO5_IO17 0xc0 + >; + }; + + pinctrl_i2c3: i2c3-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL 0x400001c2 + MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA 0x400001c2 + >; + }; + + pinctrl_i2c3_gpio: i2c3-gpio-grp { + fsl,pins =3D < + MX8MP_IOMUXC_I2C3_SCL__GPIO5_IO18 0xc2 + MX8MP_IOMUXC_I2C3_SDA__GPIO5_IO19 0xc2 + >; + }; + + pinctrl_i2c5: i2c5-grp { + fsl,pins =3D < + MX8MP_IOMUXC_HDMI_DDC_SCL__I2C5_SCL 0x400000c4 + MX8MP_IOMUXC_HDMI_DDC_SDA__I2C5_SDA 0x400000c4 + >; + }; + + pinctrl_i2c5_gpio: i2c5-gpio-grp { + fsl,pins =3D < + MX8MP_IOMUXC_HDMI_DDC_SCL__GPIO3_IO26 0xc4 + MX8MP_IOMUXC_HDMI_DDC_SDA__GPIO3_IO27 0xc4 + >; + }; + + pinctrl_nfc: nfc-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06 0x40 /* NFC_INT_I */ + MX8MP_IOMUXC_GPIO1_IO07__GPIO1_IO07 0x40 /* NFC_INT */ + >; + }; + + pinctrl_pmic: pmic-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03 0x40 /* #PMIC_INT */ + >; + }; + + pinctrl_ptn5110: ptn5110-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19 0x1c4 /* #USB-C_ALERT */ + >; + }; + + pinctrl_pwm1: pwm1-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SPDIF_EXT_CLK__PWM1_OUT 0x116 + >; + }; + + pinctrl_pwm2: pwm2-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI5_RXD0__PWM2_OUT 0x116 /* EXT_PWM */ + >; + }; + + pinctrl_reg_usdhc2_vmmc: reg-usdhc2-vmmc-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19 0x40 + >; + }; + + pinctrl_sbu_mux: sbu-mux-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20 0x16 /* #USB-C_SEL */ + MX8MP_IOMUXC_SD2_WP__GPIO2_IO20 0x16 /* #USB-C_EN */ + >; + }; + + pinctrl_slb9670: slb9670-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00 0x40 /* #TPM_IRQ */ + MX8MP_IOMUXC_SAI1_RXD0__GPIO4_IO02 0x40 /* #TPM_RES */ + >; + }; + + pinctrl_uart2: uart2-grp { + fsl,pins =3D < + MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX 0x40 + MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX 0x40 + >; + }; + + pinctrl_uart3: uart3-grp { + fsl,pins =3D < + MX8MP_IOMUXC_UART3_RXD__UART3_DCE_RX 0x40 + MX8MP_IOMUXC_UART3_TXD__UART3_DCE_TX 0x40 + >; + }; + + pinctrl_uart4: uart4-grp { + fsl,pins =3D < + MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX 0x40 + MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX 0x40 + >; + }; + + pinctrl_usb1: usb1-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12 0x40 /* USB_PWR */ + >; + }; + + pinctrl_usdhc2: usdhc2-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x190 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d0 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d0 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d0 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d0 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d0 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0 /* SD2_VSEL */ + >; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhz-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x194 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d4 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d4 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d4 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d4 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d4 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0 /* SD2_VSEL */ + >; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhz-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x196 + MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d6 + MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d6 + MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d6 + MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d6 + MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d6 + MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0 /* SD2_VSEL */ + >; + }; + + pinctrl_usdhc2_gpio: usdhc2-gpio-grp { + fsl,pins =3D < + MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 0x1c4 + >; + }; + + pinctrl_usdhc3: usdhc3-grp { + fsl,pins =3D < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190 + MX8MP_IOMUXC_NAND_READY_B__USDHC3_RESET_B 0x40 /* #SD3_RESET */ + >; + }; + + pinctrl_usdhc3_100mhz: usdhc3-100mhz-grp { + fsl,pins =3D < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194 + >; + }; + + pinctrl_usdhc3_200mhz: usdhc3-200mhz-grp { + fsl,pins =3D < + MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x192 + MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d2 + MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d2 + MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d2 + MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d2 + MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d2 + MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d2 + MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d2 + MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d2 + MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d2 + MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x192 + >; + }; + + pinctrl_wdog: wdog-grp { + fsl,pins =3D < + MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B 0xc6 /* #WDOG */ + >; + }; +}; --=20 2.43.0