From nobody Sun Feb 8 15:32:24 2026 Received: from mail-pl1-f182.google.com (mail-pl1-f182.google.com [209.85.214.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9D5B5202F83 for ; Thu, 5 Jun 2025 06:15:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749104123; cv=none; b=Q5mCUyGtHLEmCTOU/gMn8A3mS1LcTDNn1omUEb+2atlCL5nXdZjKVXNdiHOv6XjBYjjfrxurRu3D+2PsK6c2W/FmoyE0ovAY/DZkoRA4679K6Y1NW9pWQA2AB3caoMSvKXhQjoLRJtci8+zjCwH6t7p5H9oVNiCnf5MGbGcdY/U= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749104123; c=relaxed/simple; bh=BTmeW5tzGEJWz7QXNK5VYjyFPuMYNsjSNN0CCr2FXlE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Y971mzwnPPXGc03jUsdcYKw3VQf+8yudXm/w9yxOu0Xp1pyr1uU2Supv6V/u/6oTq5oRjtO0P6ekw54O657E3mZxlt3/Gc38EwrQXufWEWCCmUEQfBkdOq+UQzAyeN2JjvFZFmGfU0chCakG9XErxN6uTXDMsh6e2QqLAZuN7QI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com; spf=pass smtp.mailfrom=ventanamicro.com; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b=djHsuOvx; arc=none smtp.client-ip=209.85.214.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ventanamicro.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=ventanamicro.com header.i=@ventanamicro.com header.b="djHsuOvx" Received: by mail-pl1-f182.google.com with SMTP id d9443c01a7336-234d366e5f2so7956585ad.1 for ; Wed, 04 Jun 2025 23:15:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1749104121; x=1749708921; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ete+JrWOt0QHSA4tomw5kPck/IlNBcpn3GaqoFoCnO0=; b=djHsuOvxpGIZ+ixMEGXZjMe21zgGg2qe71dhpyU1DBpSap6Uun+H0QNir7ruy6hY7A +70QmION/j/hVTkTdid2/UJkyVExSzm+OfZP6/ksbFA//x+8x23xcNXuafLgjaTH1JQq tO0+ZGnKLXlRxH/eUt95bQYViYG4NZUz1m8SF2Y3VbY3hB3+otQqLTzcj2BS0AwGkzAq yUWzeJHUH4m8nAqUET2Z8OF30misHWnpjKvYOgoX/q49VqL1qFKr2CVEevMd8IPHZWyL d6MPpYIbrC7G0RV8ioqO9U6j8X0Y4HSEDq5fKO30BeXsfH4pq37MpinWPIv2Dr6M2+oq yIpg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749104121; x=1749708921; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ete+JrWOt0QHSA4tomw5kPck/IlNBcpn3GaqoFoCnO0=; b=BpYyXZxKdiuUZqwTMDHScOQEWGAcEi0ntuyPFA45tSZUj5uusT8nFq50NHqJgM9Gaq n3o216gIlj5Zr7HysI69cPDLzCKJoNfMTeTH8gW1tfAvykYJtJR8cDlRbcO98FS1kXp3 sBikvaKSd/J0KwIjzvBxMTcwSlXxhv2INQFARUob9dhf8/ZoCXTyIS00Ml5/ssTAU9TO /akiis70NoR1qLDEgdHSo8mormdo/zhOOublUvzHiHreRzQGxnT5nEkklHXSN1t6vRZY xmxzp0frHBzZk8sWBHpWh+epSL6Uj5FaMSLcBTvK1lWzLYbUjpKfKQNzJni+IPbiicFi tHYg== X-Forwarded-Encrypted: i=1; AJvYcCVX/iaLmvdZhE9WmKlcWe+YTbauJgJknEpgWCvaOBi3WkE4ghmGNLxzA1ZBKlO65tzwfVYhUxcbD+6pQH0=@vger.kernel.org X-Gm-Message-State: AOJu0Yz6MofLGiwC2udnKC2rw0LeGX5OA2Hg8ClJEMxv3mpClzNLdPIS U3rLw/Iu1Pz32MbERa1IO6xpjwm5qIEcPY5HkWnPmk1rea9GF2aQErPqRhr5xPmqZo4= X-Gm-Gg: ASbGncu2XbxoPphrCU2UfF7vSCmwT8PSEI1i1QwzGB89fqI1rXQusDH/RzH4zaig6df IMJiWckIl8zYxYinLw2ZfqojV3HLhs/0Y8V3AmdFJAyEEimwdvJR1A+Ogcmhz3A0aSHvfUSAEzI Mhx7C7ke0O8R5lneUpEDi7Lqhw8lzlKirtnJoCOQrgA4wgA5CttLF6a459xQkIqePVEZglG/X7B TO/WzLYefNKFTfkzCChPFZ/8Hw9SyxqiO2fKg5JhAY0vBIe9eiQLb+Gkrjo63AFqdoKrcTX9/Pe syF8QkrzChmLsey46yXluDao/pamK5aBvbCaI8XCDTZUdAJrGOFGzLa8sTmp1JghdMIZAdLri4q G9t6D3g== X-Google-Smtp-Source: AGHT+IH4OBU+MycjQPriNgZTJHSLbifpeWqdkPpUgu3tCEdkhvV1zsaXs7ozI9xOz34l1HXvk8nshQ== X-Received: by 2002:a17:902:da8f:b0:235:f078:4733 with SMTP id d9443c01a7336-235f078524emr28994305ad.8.1749104120604; Wed, 04 Jun 2025 23:15:20 -0700 (PDT) Received: from localhost.localdomain ([14.141.91.70]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-3132c0bedc7sm716026a91.49.2025.06.04.23.15.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Jun 2025 23:15:20 -0700 (PDT) From: Anup Patel To: Atish Patra Cc: Palmer Dabbelt , Paul Walmsley , Alexandre Ghiti , Andrew Jones , Anup Patel , kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel Subject: [PATCH 04/13] RISC-V: KVM: Drop the return value of kvm_riscv_vcpu_aia_init() Date: Thu, 5 Jun 2025 11:44:49 +0530 Message-ID: <20250605061458.196003-5-apatel@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250605061458.196003-1-apatel@ventanamicro.com> References: <20250605061458.196003-1-apatel@ventanamicro.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The kvm_riscv_vcpu_aia_init() does not return any failure so drop the return value which is always zero. Signed-off-by: Anup Patel Reviewed-by: Nutty Liu --- arch/riscv/include/asm/kvm_aia.h | 2 +- arch/riscv/kvm/aia_device.c | 6 ++---- arch/riscv/kvm/vcpu.c | 4 +--- 3 files changed, 4 insertions(+), 8 deletions(-) diff --git a/arch/riscv/include/asm/kvm_aia.h b/arch/riscv/include/asm/kvm_= aia.h index 3b643b9efc07..0a0f12496f00 100644 --- a/arch/riscv/include/asm/kvm_aia.h +++ b/arch/riscv/include/asm/kvm_aia.h @@ -147,7 +147,7 @@ int kvm_riscv_vcpu_aia_rmw_ireg(struct kvm_vcpu *vcpu, = unsigned int csr_num, =20 int kvm_riscv_vcpu_aia_update(struct kvm_vcpu *vcpu); void kvm_riscv_vcpu_aia_reset(struct kvm_vcpu *vcpu); -int kvm_riscv_vcpu_aia_init(struct kvm_vcpu *vcpu); +void kvm_riscv_vcpu_aia_init(struct kvm_vcpu *vcpu); void kvm_riscv_vcpu_aia_deinit(struct kvm_vcpu *vcpu); =20 int kvm_riscv_aia_inject_msi_by_id(struct kvm *kvm, u32 hart_index, diff --git a/arch/riscv/kvm/aia_device.c b/arch/riscv/kvm/aia_device.c index 43e472ff3e1a..5b7ed2d987db 100644 --- a/arch/riscv/kvm/aia_device.c +++ b/arch/riscv/kvm/aia_device.c @@ -539,12 +539,12 @@ void kvm_riscv_vcpu_aia_reset(struct kvm_vcpu *vcpu) kvm_riscv_vcpu_aia_imsic_reset(vcpu); } =20 -int kvm_riscv_vcpu_aia_init(struct kvm_vcpu *vcpu) +void kvm_riscv_vcpu_aia_init(struct kvm_vcpu *vcpu) { struct kvm_vcpu_aia *vaia =3D &vcpu->arch.aia_context; =20 if (!kvm_riscv_aia_available()) - return 0; + return; =20 /* * We don't do any memory allocations over here because these @@ -556,8 +556,6 @@ int kvm_riscv_vcpu_aia_init(struct kvm_vcpu *vcpu) /* Initialize default values in AIA vcpu context */ vaia->imsic_addr =3D KVM_RISCV_AIA_UNDEF_ADDR; vaia->hart_index =3D vcpu->vcpu_idx; - - return 0; } =20 void kvm_riscv_vcpu_aia_deinit(struct kvm_vcpu *vcpu) diff --git a/arch/riscv/kvm/vcpu.c b/arch/riscv/kvm/vcpu.c index 6a1914b21ec3..f98a1894d55b 100644 --- a/arch/riscv/kvm/vcpu.c +++ b/arch/riscv/kvm/vcpu.c @@ -160,9 +160,7 @@ int kvm_arch_vcpu_create(struct kvm_vcpu *vcpu) kvm_riscv_vcpu_pmu_init(vcpu); =20 /* Setup VCPU AIA */ - rc =3D kvm_riscv_vcpu_aia_init(vcpu); - if (rc) - return rc; + kvm_riscv_vcpu_aia_init(vcpu); =20 /* * Setup SBI extensions --=20 2.43.0