From nobody Fri Dec 19 17:38:33 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 76AEF198A2F for ; Thu, 5 Jun 2025 15:24:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749137051; cv=none; b=oAyz5CFJNfQMWID/G/yX2RHFTybzQTpnOuwedV747asLTjcPMDIcSRMo26jM/Qk77PR1c2jCrTf+SB++cFDI7P4Cqc/Dhe7sHaybur8ADsdmDJsR1Ll6hkRKRqM1Pmgib6LrTO+s2rYGN+9bX5m++fWHdHhM/7HkWwCANk7FnIs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1749137051; c=relaxed/simple; bh=LIM1xaLoIl1aiowDVu8iRAgjhm74nyJVL8dcKfpLmIc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=BF6fVJhKXlfTKAkFxfJzC3a0V00feot+RAKaUkzEmS58q9jPyfZQUgGs8muKzlvbatFZcuYEctwEC8nU+I4ZHvFzn8X+wGgvRQxC6Gs8hArm1eqdNS+PEur+PwGWhNWIrWoXyIZnenDXYgrqZf3zGAHBChIy2VTIV1eX7uW0CqU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=UBBSJZ9i; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="UBBSJZ9i" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5557MEG8010388 for ; Thu, 5 Jun 2025 15:24:07 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=9q5qmTX1NV0uyaemLmil+Y 0fZSToFzBtDY5DEYEnLyI=; b=UBBSJZ9i+DVwfHalHP2isGgtG/uBQv1mrNFAog o4Yw3H3d6NlL9ascxKGi67MZpE9Ktx9Or5WLPhvW3qJskjaFpyCTd17C6BR1YJgo SAHQU5JbBOsiydBcsChwctOvpjEiAIfe6wlSg/PCxxwnv0a8O1g4f2HWjaBobhAd zTYWOmsOxKF/FoEftrpL4FQqUTNmnHQXIh9VUaYubYYEFVpnre2c1850KB/wJmb6 hBZVnmRxfvm1z/+3LsSXWFQhCtQ2LIEbusnLZi8MCp3aI51SBb5wKpFlCX+KX2x7 xMCV/dVDbFrLQjaga9OCyObW6HWm1A4MpdAHB5MpVKEjwBGw== Received: from mail-oi1-f197.google.com (mail-oi1-f197.google.com [209.85.167.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 471g8ysrr1-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Thu, 05 Jun 2025 15:24:06 +0000 (GMT) Received: by mail-oi1-f197.google.com with SMTP id 5614622812f47-401c6b8b66fso1113896b6e.1 for ; Thu, 05 Jun 2025 08:24:06 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1749137046; x=1749741846; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=9q5qmTX1NV0uyaemLmil+Y0fZSToFzBtDY5DEYEnLyI=; b=lO/qdr5A1C2BhtX7fdl+i6tDm2N4QHlHFUjE3kfpcKwOgGH0oqURCklSM1hmlcATa7 5P87IilV8YMa6p60OFEMgwE92127PPvgpmIjplcmM2e+iaf542HDBprfHYH+QZOnlh46 9eQEm/DPkFXSbPUIjkqjmMD82+ZaN0NV3SKyJRjTjkBCaej0Yf1U2JcH1EIy+3WTMrvS C5NBm22Ge0ZCzpNPicpmBSUJ51HPwXnjiblJzG9Z7jKIevUu/jaOiMeFTZS+fwoDElP3 2DkDGNTDUj3HEu/Lkz9u/yiWxBWS/ZmYV3CwzenocgXAuJRtrDrzrPqx5CDeTzbMBufb R6Gw== X-Forwarded-Encrypted: i=1; AJvYcCVoH3tnc9oa7eNQ46Rtd8tzDdL52iDrHEmZVXQtzw4aEn3IQAkFbPNCNOM0nxuRhgfEd0zQd5IAeP+fDWw=@vger.kernel.org X-Gm-Message-State: AOJu0YzNYTe4cuU0VLzmbRzqRjfXbvtQDo1GxgTGPjvLP0gn9jQKkhPX HjLg41s/LpPFJLyM1dnKTVv2QXNazTTlBJu9Fd3dCK2OVPVgCJOc/S9mto1GF3Kh/8GofyTntAx Lnx6m66/70zWojFblz718wfHO/l2R9O3y3Bi3dfCcLRHCmOt2sK3oSJ7gyQq9erWRqa8= X-Gm-Gg: ASbGncuSGW6vvtw8u5+fBipQ/ON1FHeACedOWC71GQLgYB7Khwj/AdRa4Z+jAkC1L0U g+i/yxjph9URAHuCuCloUTAAI01cry07dPIY9vjha7MU3/z/w3gv9/9JWqQSLNi088dzuZZ9m3q gcOxTEtY11Rs6WUuK5o5p244fRvEm5gdMnewcgdxWyeF33BAfhmZNlyXfzl5FkrUgVm2ojNJkiA AvyIeRV8HOfICJlAmB9EuMtBL3ggV7LSND6Xj1GYb9AQoLaig4vQRb9noe2L1EHjliD7xRklt1f 0tFZfaYxB91f28tIVEy+fmoNDo93A1/5fZIai/gavotI8LobP/tQncrlcJLs7963zcBz7BCUN3f FPAzLwf3zYzE= X-Received: by 2002:a05:6808:318e:b0:3f8:3eeb:11a3 with SMTP id 5614622812f47-409050ba574mr147206b6e.11.1749137045156; Thu, 05 Jun 2025 08:24:05 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEj3ZFS+S00pZZJvKTFpPIuSSln2O+2/NLyyxdO6C1KC88glwBzyowN+KcVvO23D9HMQ841Gg== X-Received: by 2002:a05:6808:318e:b0:3f8:3eeb:11a3 with SMTP id 5614622812f47-409050ba574mr147155b6e.11.1749137044520; Thu, 05 Jun 2025 08:24:04 -0700 (PDT) Received: from [192.168.86.65] (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id 5614622812f47-40678ce94a7sm2600633b6e.40.2025.06.05.08.24.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Jun 2025 08:24:03 -0700 (PDT) From: Bjorn Andersson Date: Thu, 05 Jun 2025 10:23:51 -0500 Subject: [PATCH] remoteproc: qcom: pas: Conclude the rename from adsp Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250605-pas-rename-v1-1-900b770d666c@oss.qualcomm.com> X-B4-Tracking: v=1; b=H4sIAIa2QWgC/6tWKk4tykwtVrJSqFYqSi3LLM7MzwNyDHUUlJIzE vPSU3UzU4B8JSMDI1MDMwNT3YLEYt2i1LzE3FRd8zQzyzTDNBAyVQJqKChKTcusABsWHVtbCwA zoDGDXAAAAA== X-Change-ID: 20250605-pas-rename-7f69f1ff1ff5 To: Bjorn Andersson , Mathieu Poirier Cc: linux-arm-msm@vger.kernel.org, linux-remoteproc@vger.kernel.org, linux-kernel@vger.kernel.org, Bjorn Andersson X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=53136; i=bjorn.andersson@oss.qualcomm.com; h=from:subject:message-id; bh=LIM1xaLoIl1aiowDVu8iRAgjhm74nyJVL8dcKfpLmIc=; b=owEBgwJ8/ZANAwAIAQsfOT8Nma3FAcsmYgBoQbaTqBdaNAi/7uGUBagSE4Y1bWP5moO+W/wq1 skpQd2s8W+JAkkEAAEIADMWIQQF3gPMXzXqTwlm1SULHzk/DZmtxQUCaEG2kxUcYW5kZXJzc29u QGtlcm5lbC5vcmcACgkQCx85Pw2ZrcWQuA//dB0CELYx1qeMZp1AizBSINuMC9OAHo1Q4FnvyxG anfZ4OjvYIT+1Ni8eRwWZNsNIjaHnJZk929Mogo9bgtgh97tciBMa5LHihiMLuNthZU8ez61efe Uy/gNIZCpklYhLebuS7ddw2MtVvL6FeAP6dw5xdCWluyofLTgSZJzQETWm/psrpcyK4DMwUldgt Uba6W7K8uvPto+NndpBv/BjuM8WrkgyvwdodFunmDGjV6m0QBxqRs2lVszTpng0WRgjEeUIpGnX NN/D0vrTdfaovkiDJdaSMjnLARl/uBCRecxsV+orIJ+7i/JmQL8i53XnxLsANj1IqOhnckzoDU7 hLeH/oGfkovTijH1yFaRuYFgHtLGGLyMerfM9h9h/5OROWjXKER3PcfZ9gO73dp7DRwrvayNJFt 1iES/YgnABsUJhLtJ32kMT51yuir6PNEJe0mYwd47jDldIUPx0nZyvSVGCtPP77oDx1RFAS6HXP MzblpvFl3+HF2CqWE+ivOHboDcyvzzOtSxxRcUrGwaeNwZxIi/7RstPdfSaSPqF24bojc5YWbL5 q4Sa9z4ImPKHv0uN7EZijSgUBTPpd7hPWnJFYwoeooWRDWoygp0qyQaxlOoOaZHzB2tktTpjT8E COBMlAMcju3x79bLX81QMbXhPg5em28hNybzJobD0lrs= X-Developer-Key: i=bjorn.andersson@oss.qualcomm.com; a=openpgp; fpr=05DE03CC5F35EA4F0966D5250B1F393F0D99ADC5 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNjA1MDEzNCBTYWx0ZWRfX3NzqVF/oEzVs +NB5ad3yka9A4Pb7GW6JXOci2X53TCAQ5UIvujoLKF2lfXqyMirCh6VE7eimAE6u3tVFP6R37v5 6ohn1tQuPwpBIE6wdVdONmnd7I+XvmA8cJGjvxojwvtnpN72swOAJTwg9XHi0ih8StLsI8urdgN UjuJq0dxCFvAUzsVA/OPyA4NfTgQqnonWxMV7cZLlQbTMQKORWtI3G7F2OzWcFa+DCeKBUAbb5P JJ01+zG31Wy4d6K31f+iXoHos7rTA6VzNP2/tzX2LNEqtSCw88IUvpLUpKuTuurDsjRpBFlGP5y DJwBp9uqio/0/TwRYx72auDxw6xTmxDKEMpfnuF2zYWYafnDlJfhX1A76mWmNuUH1OWt3NxnRoi 5ADwG3K7PwMc9RS/C8wa3FYT/7O76nw1N8ZMfVzxPONBvKbglinLCqIXxAgsLRBWFjTvIojm X-Proofpoint-ORIG-GUID: V2VzdR14gzrP7GSc55mHOWt2v6t-EvKS X-Proofpoint-GUID: V2VzdR14gzrP7GSc55mHOWt2v6t-EvKS X-Authority-Analysis: v=2.4 cv=T/uMT+KQ c=1 sm=1 tr=0 ts=6841b696 cx=c_pps a=WJcna6AvsNCxL/DJwPP1KA==:117 a=DaeiM5VmU20ml6RIjrOvYw==:17 a=IkcTkHD0fZMA:10 a=6IFa9wvqVegA:10 a=EUspDBNiAAAA:8 a=nd7N7dkIvIxCGVo95g4A:9 a=QEXdDO2ut3YA:10 a=_Y9Zt4tPzoBS9L09Snn2:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-06-05_03,2025-06-05_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxlogscore=999 suspectscore=0 impostorscore=0 mlxscore=0 bulkscore=0 lowpriorityscore=0 clxscore=1015 spamscore=0 malwarescore=0 phishscore=0 adultscore=0 priorityscore=1501 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505280000 definitions=main-2506050134 The change that renamed the driver from "adsp" to "pas" didn't change any of the implementation. The result is an aesthetic eyesore, and confusing to many. Conclude the rename of the driver, by updating function, structures and variable names to match what the driver actually is. The "Hexagon v5" is also dropped from the name and Kconfig, as this isn't correct either. No functional change. Fixes: 9e004f97161d ("remoteproc: qcom: Rename Hexagon v5 PAS driver") Signed-off-by: Bjorn Andersson --- drivers/remoteproc/Kconfig | 11 +- drivers/remoteproc/qcom_q6v5_adsp.c | 46 +-- drivers/remoteproc/qcom_q6v5_pas.c | 617 ++++++++++++++++++--------------= ---- 3 files changed, 334 insertions(+), 340 deletions(-) diff --git a/drivers/remoteproc/Kconfig b/drivers/remoteproc/Kconfig index 83962a114dc9fdb3260e6e922602f2da53106265..4a1e469acaf139334686af1eb96= 2ce9420c6ddb1 100644 --- a/drivers/remoteproc/Kconfig +++ b/drivers/remoteproc/Kconfig @@ -214,7 +214,7 @@ config QCOM_Q6V5_MSS handled by QCOM_Q6V5_PAS driver. =20 config QCOM_Q6V5_PAS - tristate "Qualcomm Hexagon v5 Peripheral Authentication Service support" + tristate "Qualcomm Peripheral Authentication Service support" depends on OF && ARCH_QCOM depends on QCOM_SMEM depends on RPMSG_QCOM_SMD || RPMSG_QCOM_SMD=3Dn @@ -229,11 +229,10 @@ config QCOM_Q6V5_PAS select QCOM_RPROC_COMMON select QCOM_SCM help - Say y here to support the TrustZone based Peripheral Image Loader - for the Qualcomm Hexagon v5 based remote processors. This is commonly - used to control subsystems such as ADSP (Audio DSP), - CDSP (Compute DSP), MPSS (Modem Peripheral SubSystem), and - SLPI (Sensor Low Power Island). + Say y here to support the TrustZone based Peripheral Image Loader for + the Qualcomm based remote processors. This is commonly used to + control subsystems such as ADSP (Audio DSP), CDSP (Compute DSP), MPSS + (Modem Peripheral SubSystem), and SLPI (Sensor Low Power Island). =20 config QCOM_Q6V5_WCSS tristate "Qualcomm Hexagon based WCSS Peripheral Image Loader" diff --git a/drivers/remoteproc/qcom_q6v5_adsp.c b/drivers/remoteproc/qcom_= q6v5_adsp.c index 94af77baa7a1c5096f0663260c07a297c6bedd17..613826e0d7eff1712ca31ea102a= def4f62d10f38 100644 --- a/drivers/remoteproc/qcom_q6v5_adsp.c +++ b/drivers/remoteproc/qcom_q6v5_adsp.c @@ -77,7 +77,7 @@ struct adsp_pil_data { const char *load_state; }; =20 -struct qcom_adsp { +struct qcom_pas { struct device *dev; struct rproc *rproc; =20 @@ -116,10 +116,10 @@ struct qcom_adsp { struct qcom_rproc_ssr ssr_subdev; struct qcom_sysmon *sysmon; =20 - int (*shutdown)(struct qcom_adsp *adsp); + int (*shutdown)(struct qcom_pas *adsp); }; =20 -static int qcom_rproc_pds_attach(struct qcom_adsp *adsp, const char **pd_n= ames, +static int qcom_rproc_pds_attach(struct qcom_pas *adsp, const char **pd_na= mes, unsigned int num_pds) { struct device *dev =3D adsp->dev; @@ -145,7 +145,7 @@ static int qcom_rproc_pds_attach(struct qcom_adsp *adsp= , const char **pd_names, return 0; } =20 -static void qcom_rproc_pds_detach(struct qcom_adsp *adsp) +static void qcom_rproc_pds_detach(struct qcom_pas *adsp) { struct device *dev =3D adsp->dev; struct dev_pm_domain_list *pds =3D adsp->pd_list; @@ -156,7 +156,7 @@ static void qcom_rproc_pds_detach(struct qcom_adsp *ads= p) pm_runtime_disable(adsp->dev); } =20 -static int qcom_rproc_pds_enable(struct qcom_adsp *adsp) +static int qcom_rproc_pds_enable(struct qcom_pas *adsp) { struct device *dev =3D adsp->dev; struct dev_pm_domain_list *pds =3D adsp->pd_list; @@ -187,7 +187,7 @@ static int qcom_rproc_pds_enable(struct qcom_adsp *adsp) return ret; } =20 -static void qcom_rproc_pds_disable(struct qcom_adsp *adsp) +static void qcom_rproc_pds_disable(struct qcom_pas *adsp) { struct device *dev =3D adsp->dev; struct dev_pm_domain_list *pds =3D adsp->pd_list; @@ -207,7 +207,7 @@ static void qcom_rproc_pds_disable(struct qcom_adsp *ad= sp) pm_runtime_put(dev); } =20 -static int qcom_wpss_shutdown(struct qcom_adsp *adsp) +static int qcom_wpss_shutdown(struct qcom_pas *adsp) { unsigned int val; =20 @@ -247,7 +247,7 @@ static int qcom_wpss_shutdown(struct qcom_adsp *adsp) return 0; } =20 -static int qcom_adsp_shutdown(struct qcom_adsp *adsp) +static int qcom_adsp_shutdown(struct qcom_pas *adsp) { unsigned long timeout; unsigned int val; @@ -314,7 +314,7 @@ static int qcom_adsp_shutdown(struct qcom_adsp *adsp) =20 static int adsp_load(struct rproc *rproc, const struct firmware *fw) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *adsp =3D rproc->priv; int ret; =20 ret =3D qcom_mdt_load_no_init(adsp->dev, fw, rproc->firmware, 0, @@ -330,7 +330,7 @@ static int adsp_load(struct rproc *rproc, const struct = firmware *fw) =20 static void adsp_unmap_carveout(struct rproc *rproc) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *adsp =3D rproc->priv; =20 if (adsp->has_iommu) iommu_unmap(rproc->domain, adsp->mem_phys, adsp->mem_size); @@ -338,7 +338,7 @@ static void adsp_unmap_carveout(struct rproc *rproc) =20 static int adsp_map_carveout(struct rproc *rproc) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *adsp =3D rproc->priv; struct of_phandle_args args; long long sid; unsigned long iova; @@ -372,7 +372,7 @@ static int adsp_map_carveout(struct rproc *rproc) =20 static int adsp_start(struct rproc *rproc) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *adsp =3D rproc->priv; int ret; unsigned int val; =20 @@ -453,7 +453,7 @@ static int adsp_start(struct rproc *rproc) =20 static void qcom_adsp_pil_handover(struct qcom_q6v5 *q6v5) { - struct qcom_adsp *adsp =3D container_of(q6v5, struct qcom_adsp, q6v5); + struct qcom_pas *adsp =3D container_of(q6v5, struct qcom_pas, q6v5); =20 clk_disable_unprepare(adsp->xo); qcom_rproc_pds_disable(adsp); @@ -461,7 +461,7 @@ static void qcom_adsp_pil_handover(struct qcom_q6v5 *q6= v5) =20 static int adsp_stop(struct rproc *rproc) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *adsp =3D rproc->priv; int handover; int ret; =20 @@ -484,7 +484,7 @@ static int adsp_stop(struct rproc *rproc) =20 static void *adsp_da_to_va(struct rproc *rproc, u64 da, size_t len, bool *= is_iomem) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *adsp =3D rproc->priv; int offset; =20 offset =3D da - adsp->mem_reloc; @@ -496,7 +496,7 @@ static void *adsp_da_to_va(struct rproc *rproc, u64 da,= size_t len, bool *is_iom =20 static int adsp_parse_firmware(struct rproc *rproc, const struct firmware = *fw) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *adsp =3D rproc->priv; int ret; =20 ret =3D qcom_register_dump_segments(rproc, fw); @@ -517,7 +517,7 @@ static int adsp_parse_firmware(struct rproc *rproc, con= st struct firmware *fw) =20 static unsigned long adsp_panic(struct rproc *rproc) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *adsp =3D rproc->priv; =20 return qcom_q6v5_panic(&adsp->q6v5); } @@ -531,7 +531,7 @@ static const struct rproc_ops adsp_ops =3D { .panic =3D adsp_panic, }; =20 -static int adsp_init_clock(struct qcom_adsp *adsp, const char **clk_ids) +static int adsp_init_clock(struct qcom_pas *adsp, const char **clk_ids) { int num_clks =3D 0; int i; @@ -555,7 +555,7 @@ static int adsp_init_clock(struct qcom_adsp *adsp, cons= t char **clk_ids) return devm_clk_bulk_get(adsp->dev, adsp->num_clks, adsp->clks); } =20 -static int adsp_init_reset(struct qcom_adsp *adsp) +static int adsp_init_reset(struct qcom_pas *adsp) { adsp->pdc_sync_reset =3D devm_reset_control_get_optional_exclusive(adsp->= dev, "pdc_sync"); @@ -578,7 +578,7 @@ static int adsp_init_reset(struct qcom_adsp *adsp) return 0; } =20 -static int adsp_init_mmio(struct qcom_adsp *adsp, +static int adsp_init_mmio(struct qcom_pas *adsp, struct platform_device *pdev) { struct resource *efuse_region; @@ -623,7 +623,7 @@ static int adsp_init_mmio(struct qcom_adsp *adsp, return 0; } =20 -static int adsp_alloc_memory_region(struct qcom_adsp *adsp) +static int adsp_alloc_memory_region(struct qcom_pas *adsp) { struct reserved_mem *rmem =3D NULL; struct device_node *node; @@ -655,7 +655,7 @@ static int adsp_probe(struct platform_device *pdev) { const struct adsp_pil_data *desc; const char *firmware_name; - struct qcom_adsp *adsp; + struct qcom_pas *adsp; struct rproc *rproc; int ret; =20 @@ -753,7 +753,7 @@ static int adsp_probe(struct platform_device *pdev) =20 static void adsp_remove(struct platform_device *pdev) { - struct qcom_adsp *adsp =3D platform_get_drvdata(pdev); + struct qcom_pas *adsp =3D platform_get_drvdata(pdev); =20 rproc_del(adsp->rproc); =20 diff --git a/drivers/remoteproc/qcom_q6v5_pas.c b/drivers/remoteproc/qcom_q= 6v5_pas.c index b306f223127c452f8f2d85aa0fc98db2d684feae..b0fc372ff0a9e032d784b1a4403= ffeea5d0f9a00 100644 --- a/drivers/remoteproc/qcom_q6v5_pas.c +++ b/drivers/remoteproc/qcom_q6v5_pas.c @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0-only /* - * Qualcomm ADSP/SLPI Peripheral Image Loader for MSM8974 and MSM8996 + * Qualcomm Peripahal Authentication Service remoteproc driver * * Copyright (C) 2016 Linaro Ltd * Copyright (C) 2014 Sony Mobile Communications AB @@ -35,7 +35,7 @@ =20 #define MAX_ASSIGN_COUNT 3 =20 -struct adsp_data { +struct qcom_pas_data { int crash_reason_smem; const char *firmware_name; const char *dtb_firmware_name; @@ -60,7 +60,7 @@ struct adsp_data { int region_assign_vmid; }; =20 -struct qcom_adsp { +struct qcom_pas { struct device *dev; struct rproc *rproc; =20 @@ -119,36 +119,37 @@ struct qcom_adsp { struct qcom_scm_pas_metadata dtb_pas_metadata; }; =20 -static void adsp_segment_dump(struct rproc *rproc, struct rproc_dump_segme= nt *segment, - void *dest, size_t offset, size_t size) +static void qcom_pas_segment_dump(struct rproc *rproc, + struct rproc_dump_segment *segment, + void *dest, size_t offset, size_t size) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *pas =3D rproc->priv; int total_offset; =20 - total_offset =3D segment->da + segment->offset + offset - adsp->mem_phys; - if (total_offset < 0 || total_offset + size > adsp->mem_size) { - dev_err(adsp->dev, + total_offset =3D segment->da + segment->offset + offset - pas->mem_phys; + if (total_offset < 0 || total_offset + size > pas->mem_size) { + dev_err(pas->dev, "invalid copy request for segment %pad with offset %zu and size %zu)\n", &segment->da, offset, size); memset(dest, 0xff, size); return; } =20 - memcpy_fromio(dest, adsp->mem_region + total_offset, size); + memcpy_fromio(dest, pas->mem_region + total_offset, size); } =20 -static void adsp_minidump(struct rproc *rproc) +static void qcom_pas_minidump(struct rproc *rproc) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *pas =3D rproc->priv; =20 if (rproc->dump_conf =3D=3D RPROC_COREDUMP_DISABLED) return; =20 - qcom_minidump(rproc, adsp->minidump_id, adsp_segment_dump); + qcom_minidump(rproc, pas->minidump_id, qcom_pas_segment_dump); } =20 -static int adsp_pds_enable(struct qcom_adsp *adsp, struct device **pds, - size_t pd_count) +static int qcom_pas_pds_enable(struct qcom_pas *pas, struct device **pds, + size_t pd_count) { int ret; int i; @@ -174,8 +175,8 @@ static int adsp_pds_enable(struct qcom_adsp *adsp, stru= ct device **pds, return ret; }; =20 -static void adsp_pds_disable(struct qcom_adsp *adsp, struct device **pds, - size_t pd_count) +static void qcom_pas_pds_disable(struct qcom_pas *pas, struct device **pds, + size_t pd_count) { int i; =20 @@ -185,65 +186,65 @@ static void adsp_pds_disable(struct qcom_adsp *adsp, = struct device **pds, } } =20 -static int adsp_shutdown_poll_decrypt(struct qcom_adsp *adsp) +static int qcom_pas_shutdown_poll_decrypt(struct qcom_pas *pas) { unsigned int retry_num =3D 50; int ret; =20 do { msleep(ADSP_DECRYPT_SHUTDOWN_DELAY_MS); - ret =3D qcom_scm_pas_shutdown(adsp->pas_id); + ret =3D qcom_scm_pas_shutdown(pas->pas_id); } while (ret =3D=3D -EINVAL && --retry_num); =20 return ret; } =20 -static int adsp_unprepare(struct rproc *rproc) +static int qcom_pas_unprepare(struct rproc *rproc) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *pas =3D rproc->priv; =20 /* - * adsp_load() did pass pas_metadata to the SCM driver for storing + * pas_load() did pass pas_metadata to the SCM driver for storing * metadata context. It might have been released already if * auth_and_reset() was successful, but in other cases clean it up * here. */ - qcom_scm_pas_metadata_release(&adsp->pas_metadata); - if (adsp->dtb_pas_id) - qcom_scm_pas_metadata_release(&adsp->dtb_pas_metadata); + qcom_scm_pas_metadata_release(&pas->pas_metadata); + if (pas->dtb_pas_id) + qcom_scm_pas_metadata_release(&pas->dtb_pas_metadata); =20 return 0; } =20 -static int adsp_load(struct rproc *rproc, const struct firmware *fw) +static int qcom_pas_load(struct rproc *rproc, const struct firmware *fw) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *pas =3D rproc->priv; int ret; =20 - /* Store firmware handle to be used in adsp_start() */ - adsp->firmware =3D fw; + /* Store firmware handle to be used in pas_start() */ + pas->firmware =3D fw; =20 - if (adsp->lite_pas_id) - ret =3D qcom_scm_pas_shutdown(adsp->lite_pas_id); + if (pas->lite_pas_id) + ret =3D qcom_scm_pas_shutdown(pas->lite_pas_id); =20 - if (adsp->dtb_pas_id) { - ret =3D request_firmware(&adsp->dtb_firmware, adsp->dtb_firmware_name, a= dsp->dev); + if (pas->dtb_pas_id) { + ret =3D request_firmware(&pas->dtb_firmware, pas->dtb_firmware_name, pas= ->dev); if (ret) { - dev_err(adsp->dev, "request_firmware failed for %s: %d\n", - adsp->dtb_firmware_name, ret); + dev_err(pas->dev, "request_firmware failed for %s: %d\n", + pas->dtb_firmware_name, ret); return ret; } =20 - ret =3D qcom_mdt_pas_init(adsp->dev, adsp->dtb_firmware, adsp->dtb_firmw= are_name, - adsp->dtb_pas_id, adsp->dtb_mem_phys, - &adsp->dtb_pas_metadata); + ret =3D qcom_mdt_pas_init(pas->dev, pas->dtb_firmware, pas->dtb_firmware= _name, + pas->dtb_pas_id, pas->dtb_mem_phys, + &pas->dtb_pas_metadata); if (ret) goto release_dtb_firmware; =20 - ret =3D qcom_mdt_load_no_init(adsp->dev, adsp->dtb_firmware, adsp->dtb_f= irmware_name, - adsp->dtb_pas_id, adsp->dtb_mem_region, - adsp->dtb_mem_phys, adsp->dtb_mem_size, - &adsp->dtb_mem_reloc); + ret =3D qcom_mdt_load_no_init(pas->dev, pas->dtb_firmware, pas->dtb_firm= ware_name, + pas->dtb_pas_id, pas->dtb_mem_region, + pas->dtb_mem_phys, pas->dtb_mem_size, + &pas->dtb_mem_reloc); if (ret) goto release_dtb_metadata; } @@ -251,248 +252,246 @@ static int adsp_load(struct rproc *rproc, const str= uct firmware *fw) return 0; =20 release_dtb_metadata: - qcom_scm_pas_metadata_release(&adsp->dtb_pas_metadata); + qcom_scm_pas_metadata_release(&pas->dtb_pas_metadata); =20 release_dtb_firmware: - release_firmware(adsp->dtb_firmware); + release_firmware(pas->dtb_firmware); =20 return ret; } =20 -static int adsp_start(struct rproc *rproc) +static int qcom_pas_start(struct rproc *rproc) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *pas =3D rproc->priv; int ret; =20 - ret =3D qcom_q6v5_prepare(&adsp->q6v5); + ret =3D qcom_q6v5_prepare(&pas->q6v5); if (ret) return ret; =20 - ret =3D adsp_pds_enable(adsp, adsp->proxy_pds, adsp->proxy_pd_count); + ret =3D qcom_pas_pds_enable(pas, pas->proxy_pds, pas->proxy_pd_count); if (ret < 0) goto disable_irqs; =20 - ret =3D clk_prepare_enable(adsp->xo); + ret =3D clk_prepare_enable(pas->xo); if (ret) goto disable_proxy_pds; =20 - ret =3D clk_prepare_enable(adsp->aggre2_clk); + ret =3D clk_prepare_enable(pas->aggre2_clk); if (ret) goto disable_xo_clk; =20 - if (adsp->cx_supply) { - ret =3D regulator_enable(adsp->cx_supply); + if (pas->cx_supply) { + ret =3D regulator_enable(pas->cx_supply); if (ret) goto disable_aggre2_clk; } =20 - if (adsp->px_supply) { - ret =3D regulator_enable(adsp->px_supply); + if (pas->px_supply) { + ret =3D regulator_enable(pas->px_supply); if (ret) goto disable_cx_supply; } =20 - if (adsp->dtb_pas_id) { - ret =3D qcom_scm_pas_auth_and_reset(adsp->dtb_pas_id); + if (pas->dtb_pas_id) { + ret =3D qcom_scm_pas_auth_and_reset(pas->dtb_pas_id); if (ret) { - dev_err(adsp->dev, + dev_err(pas->dev, "failed to authenticate dtb image and release reset\n"); goto disable_px_supply; } } =20 - ret =3D qcom_mdt_pas_init(adsp->dev, adsp->firmware, rproc->firmware, ads= p->pas_id, - adsp->mem_phys, &adsp->pas_metadata); + ret =3D qcom_mdt_pas_init(pas->dev, pas->firmware, rproc->firmware, pas->= pas_id, + pas->mem_phys, &pas->pas_metadata); if (ret) goto disable_px_supply; =20 - ret =3D qcom_mdt_load_no_init(adsp->dev, adsp->firmware, rproc->firmware,= adsp->pas_id, - adsp->mem_region, adsp->mem_phys, adsp->mem_size, - &adsp->mem_reloc); + ret =3D qcom_mdt_load_no_init(pas->dev, pas->firmware, rproc->firmware, p= as->pas_id, + pas->mem_region, pas->mem_phys, pas->mem_size, + &pas->mem_reloc); if (ret) goto release_pas_metadata; =20 - qcom_pil_info_store(adsp->info_name, adsp->mem_phys, adsp->mem_size); + qcom_pil_info_store(pas->info_name, pas->mem_phys, pas->mem_size); =20 - ret =3D qcom_scm_pas_auth_and_reset(adsp->pas_id); + ret =3D qcom_scm_pas_auth_and_reset(pas->pas_id); if (ret) { - dev_err(adsp->dev, + dev_err(pas->dev, "failed to authenticate image and release reset\n"); goto release_pas_metadata; } =20 - ret =3D qcom_q6v5_wait_for_start(&adsp->q6v5, msecs_to_jiffies(5000)); + ret =3D qcom_q6v5_wait_for_start(&pas->q6v5, msecs_to_jiffies(5000)); if (ret =3D=3D -ETIMEDOUT) { - dev_err(adsp->dev, "start timed out\n"); - qcom_scm_pas_shutdown(adsp->pas_id); + dev_err(pas->dev, "start timed out\n"); + qcom_scm_pas_shutdown(pas->pas_id); goto release_pas_metadata; } =20 - qcom_scm_pas_metadata_release(&adsp->pas_metadata); - if (adsp->dtb_pas_id) - qcom_scm_pas_metadata_release(&adsp->dtb_pas_metadata); + qcom_scm_pas_metadata_release(&pas->pas_metadata); + if (pas->dtb_pas_id) + qcom_scm_pas_metadata_release(&pas->dtb_pas_metadata); =20 - /* Remove pointer to the loaded firmware, only valid in adsp_load() & ads= p_start() */ - adsp->firmware =3D NULL; + /* Remove pointer to the loaded firmware, only valid in pas_load() & pas_= start() */ + pas->firmware =3D NULL; =20 return 0; =20 release_pas_metadata: - qcom_scm_pas_metadata_release(&adsp->pas_metadata); - if (adsp->dtb_pas_id) - qcom_scm_pas_metadata_release(&adsp->dtb_pas_metadata); + qcom_scm_pas_metadata_release(&pas->pas_metadata); + if (pas->dtb_pas_id) + qcom_scm_pas_metadata_release(&pas->dtb_pas_metadata); disable_px_supply: - if (adsp->px_supply) - regulator_disable(adsp->px_supply); + if (pas->px_supply) + regulator_disable(pas->px_supply); disable_cx_supply: - if (adsp->cx_supply) - regulator_disable(adsp->cx_supply); + if (pas->cx_supply) + regulator_disable(pas->cx_supply); disable_aggre2_clk: - clk_disable_unprepare(adsp->aggre2_clk); + clk_disable_unprepare(pas->aggre2_clk); disable_xo_clk: - clk_disable_unprepare(adsp->xo); + clk_disable_unprepare(pas->xo); disable_proxy_pds: - adsp_pds_disable(adsp, adsp->proxy_pds, adsp->proxy_pd_count); + qcom_pas_pds_disable(pas, pas->proxy_pds, pas->proxy_pd_count); disable_irqs: - qcom_q6v5_unprepare(&adsp->q6v5); + qcom_q6v5_unprepare(&pas->q6v5); =20 - /* Remove pointer to the loaded firmware, only valid in adsp_load() & ads= p_start() */ - adsp->firmware =3D NULL; + /* Remove pointer to the loaded firmware, only valid in pas_load() & pas_= start() */ + pas->firmware =3D NULL; =20 return ret; } =20 static void qcom_pas_handover(struct qcom_q6v5 *q6v5) { - struct qcom_adsp *adsp =3D container_of(q6v5, struct qcom_adsp, q6v5); - - if (adsp->px_supply) - regulator_disable(adsp->px_supply); - if (adsp->cx_supply) - regulator_disable(adsp->cx_supply); - clk_disable_unprepare(adsp->aggre2_clk); - clk_disable_unprepare(adsp->xo); - adsp_pds_disable(adsp, adsp->proxy_pds, adsp->proxy_pd_count); + struct qcom_pas *pas =3D container_of(q6v5, struct qcom_pas, q6v5); + + if (pas->px_supply) + regulator_disable(pas->px_supply); + if (pas->cx_supply) + regulator_disable(pas->cx_supply); + clk_disable_unprepare(pas->aggre2_clk); + clk_disable_unprepare(pas->xo); + qcom_pas_pds_disable(pas, pas->proxy_pds, pas->proxy_pd_count); } =20 -static int adsp_stop(struct rproc *rproc) +static int qcom_pas_stop(struct rproc *rproc) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *pas =3D rproc->priv; int handover; int ret; =20 - ret =3D qcom_q6v5_request_stop(&adsp->q6v5, adsp->sysmon); + ret =3D qcom_q6v5_request_stop(&pas->q6v5, pas->sysmon); if (ret =3D=3D -ETIMEDOUT) - dev_err(adsp->dev, "timed out on wait\n"); + dev_err(pas->dev, "timed out on wait\n"); =20 - ret =3D qcom_scm_pas_shutdown(adsp->pas_id); - if (ret && adsp->decrypt_shutdown) - ret =3D adsp_shutdown_poll_decrypt(adsp); + ret =3D qcom_scm_pas_shutdown(pas->pas_id); + if (ret && pas->decrypt_shutdown) + ret =3D qcom_pas_shutdown_poll_decrypt(pas); =20 if (ret) - dev_err(adsp->dev, "failed to shutdown: %d\n", ret); + dev_err(pas->dev, "failed to shutdown: %d\n", ret); =20 - if (adsp->dtb_pas_id) { - ret =3D qcom_scm_pas_shutdown(adsp->dtb_pas_id); + if (pas->dtb_pas_id) { + ret =3D qcom_scm_pas_shutdown(pas->dtb_pas_id); if (ret) - dev_err(adsp->dev, "failed to shutdown dtb: %d\n", ret); + dev_err(pas->dev, "failed to shutdown dtb: %d\n", ret); } =20 - handover =3D qcom_q6v5_unprepare(&adsp->q6v5); + handover =3D qcom_q6v5_unprepare(&pas->q6v5); if (handover) - qcom_pas_handover(&adsp->q6v5); + qcom_pas_handover(&pas->q6v5); =20 - if (adsp->smem_host_id) - ret =3D qcom_smem_bust_hwspin_lock_by_host(adsp->smem_host_id); + if (pas->smem_host_id) + ret =3D qcom_smem_bust_hwspin_lock_by_host(pas->smem_host_id); =20 return ret; } =20 -static void *adsp_da_to_va(struct rproc *rproc, u64 da, size_t len, bool *= is_iomem) +static void *qcom_pas_da_to_va(struct rproc *rproc, u64 da, size_t len, bo= ol *is_iomem) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *pas =3D rproc->priv; int offset; =20 - offset =3D da - adsp->mem_reloc; - if (offset < 0 || offset + len > adsp->mem_size) + offset =3D da - pas->mem_reloc; + if (offset < 0 || offset + len > pas->mem_size) return NULL; =20 if (is_iomem) *is_iomem =3D true; =20 - return adsp->mem_region + offset; + return pas->mem_region + offset; } =20 -static unsigned long adsp_panic(struct rproc *rproc) +static unsigned long qcom_pas_panic(struct rproc *rproc) { - struct qcom_adsp *adsp =3D rproc->priv; + struct qcom_pas *pas =3D rproc->priv; =20 - return qcom_q6v5_panic(&adsp->q6v5); + return qcom_q6v5_panic(&pas->q6v5); } =20 -static const struct rproc_ops adsp_ops =3D { - .unprepare =3D adsp_unprepare, - .start =3D adsp_start, - .stop =3D adsp_stop, - .da_to_va =3D adsp_da_to_va, +static const struct rproc_ops qcom_pas_ops =3D { + .unprepare =3D qcom_pas_unprepare, + .start =3D qcom_pas_start, + .stop =3D qcom_pas_stop, + .da_to_va =3D qcom_pas_da_to_va, .parse_fw =3D qcom_register_dump_segments, - .load =3D adsp_load, - .panic =3D adsp_panic, + .load =3D qcom_pas_load, + .panic =3D qcom_pas_panic, }; =20 -static const struct rproc_ops adsp_minidump_ops =3D { - .unprepare =3D adsp_unprepare, - .start =3D adsp_start, - .stop =3D adsp_stop, - .da_to_va =3D adsp_da_to_va, +static const struct rproc_ops qcom_pas_minidump_ops =3D { + .unprepare =3D qcom_pas_unprepare, + .start =3D qcom_pas_start, + .stop =3D qcom_pas_stop, + .da_to_va =3D qcom_pas_da_to_va, .parse_fw =3D qcom_register_dump_segments, - .load =3D adsp_load, - .panic =3D adsp_panic, - .coredump =3D adsp_minidump, + .load =3D qcom_pas_load, + .panic =3D qcom_pas_panic, + .coredump =3D qcom_pas_minidump, }; =20 -static int adsp_init_clock(struct qcom_adsp *adsp) +static int qcom_pas_init_clock(struct qcom_pas *pas) { - adsp->xo =3D devm_clk_get(adsp->dev, "xo"); - if (IS_ERR(adsp->xo)) - return dev_err_probe(adsp->dev, PTR_ERR(adsp->xo), + pas->xo =3D devm_clk_get(pas->dev, "xo"); + if (IS_ERR(pas->xo)) + return dev_err_probe(pas->dev, PTR_ERR(pas->xo), "failed to get xo clock"); =20 - - adsp->aggre2_clk =3D devm_clk_get_optional(adsp->dev, "aggre2"); - if (IS_ERR(adsp->aggre2_clk)) - return dev_err_probe(adsp->dev, PTR_ERR(adsp->aggre2_clk), + pas->aggre2_clk =3D devm_clk_get_optional(pas->dev, "aggre2"); + if (IS_ERR(pas->aggre2_clk)) + return dev_err_probe(pas->dev, PTR_ERR(pas->aggre2_clk), "failed to get aggre2 clock"); =20 return 0; } =20 -static int adsp_init_regulator(struct qcom_adsp *adsp) +static int qcom_pas_init_regulator(struct qcom_pas *pas) { - adsp->cx_supply =3D devm_regulator_get_optional(adsp->dev, "cx"); - if (IS_ERR(adsp->cx_supply)) { - if (PTR_ERR(adsp->cx_supply) =3D=3D -ENODEV) - adsp->cx_supply =3D NULL; + pas->cx_supply =3D devm_regulator_get_optional(pas->dev, "cx"); + if (IS_ERR(pas->cx_supply)) { + if (PTR_ERR(pas->cx_supply) =3D=3D -ENODEV) + pas->cx_supply =3D NULL; else - return PTR_ERR(adsp->cx_supply); + return PTR_ERR(pas->cx_supply); } =20 - if (adsp->cx_supply) - regulator_set_load(adsp->cx_supply, 100000); + if (pas->cx_supply) + regulator_set_load(pas->cx_supply, 100000); =20 - adsp->px_supply =3D devm_regulator_get_optional(adsp->dev, "px"); - if (IS_ERR(adsp->px_supply)) { - if (PTR_ERR(adsp->px_supply) =3D=3D -ENODEV) - adsp->px_supply =3D NULL; + pas->px_supply =3D devm_regulator_get_optional(pas->dev, "px"); + if (IS_ERR(pas->px_supply)) { + if (PTR_ERR(pas->px_supply) =3D=3D -ENODEV) + pas->px_supply =3D NULL; else - return PTR_ERR(adsp->px_supply); + return PTR_ERR(pas->px_supply); } =20 return 0; } =20 -static int adsp_pds_attach(struct device *dev, struct device **devs, - char **pd_names) +static int qcom_pas_pds_attach(struct device *dev, struct device **devs, c= har **pd_names) { size_t num_pds =3D 0; int ret; @@ -528,10 +527,9 @@ static int adsp_pds_attach(struct device *dev, struct = device **devs, return ret; }; =20 -static void adsp_pds_detach(struct qcom_adsp *adsp, struct device **pds, - size_t pd_count) +static void qcom_pas_pds_detach(struct qcom_pas *pas, struct device **pds,= size_t pd_count) { - struct device *dev =3D adsp->dev; + struct device *dev =3D pas->dev; int i; =20 /* Handle single power domain */ @@ -544,62 +542,62 @@ static void adsp_pds_detach(struct qcom_adsp *adsp, s= truct device **pds, dev_pm_domain_detach(pds[i], false); } =20 -static int adsp_alloc_memory_region(struct qcom_adsp *adsp) +static int qcom_pas_alloc_memory_region(struct qcom_pas *pas) { struct reserved_mem *rmem; struct device_node *node; =20 - node =3D of_parse_phandle(adsp->dev->of_node, "memory-region", 0); + node =3D of_parse_phandle(pas->dev->of_node, "memory-region", 0); if (!node) { - dev_err(adsp->dev, "no memory-region specified\n"); + dev_err(pas->dev, "no memory-region specified\n"); return -EINVAL; } =20 rmem =3D of_reserved_mem_lookup(node); of_node_put(node); if (!rmem) { - dev_err(adsp->dev, "unable to resolve memory-region\n"); + dev_err(pas->dev, "unable to resolve memory-region\n"); return -EINVAL; } =20 - adsp->mem_phys =3D adsp->mem_reloc =3D rmem->base; - adsp->mem_size =3D rmem->size; - adsp->mem_region =3D devm_ioremap_wc(adsp->dev, adsp->mem_phys, adsp->mem= _size); - if (!adsp->mem_region) { - dev_err(adsp->dev, "unable to map memory region: %pa+%zx\n", - &rmem->base, adsp->mem_size); + pas->mem_phys =3D pas->mem_reloc =3D rmem->base; + pas->mem_size =3D rmem->size; + pas->mem_region =3D devm_ioremap_wc(pas->dev, pas->mem_phys, pas->mem_siz= e); + if (!pas->mem_region) { + dev_err(pas->dev, "unable to map memory region: %pa+%zx\n", + &rmem->base, pas->mem_size); return -EBUSY; } =20 - if (!adsp->dtb_pas_id) + if (!pas->dtb_pas_id) return 0; =20 - node =3D of_parse_phandle(adsp->dev->of_node, "memory-region", 1); + node =3D of_parse_phandle(pas->dev->of_node, "memory-region", 1); if (!node) { - dev_err(adsp->dev, "no dtb memory-region specified\n"); + dev_err(pas->dev, "no dtb memory-region specified\n"); return -EINVAL; } =20 rmem =3D of_reserved_mem_lookup(node); of_node_put(node); if (!rmem) { - dev_err(adsp->dev, "unable to resolve dtb memory-region\n"); + dev_err(pas->dev, "unable to resolve dtb memory-region\n"); return -EINVAL; } =20 - adsp->dtb_mem_phys =3D adsp->dtb_mem_reloc =3D rmem->base; - adsp->dtb_mem_size =3D rmem->size; - adsp->dtb_mem_region =3D devm_ioremap_wc(adsp->dev, adsp->dtb_mem_phys, a= dsp->dtb_mem_size); - if (!adsp->dtb_mem_region) { - dev_err(adsp->dev, "unable to map dtb memory region: %pa+%zx\n", - &rmem->base, adsp->dtb_mem_size); + pas->dtb_mem_phys =3D pas->dtb_mem_reloc =3D rmem->base; + pas->dtb_mem_size =3D rmem->size; + pas->dtb_mem_region =3D devm_ioremap_wc(pas->dev, pas->dtb_mem_phys, pas-= >dtb_mem_size); + if (!pas->dtb_mem_region) { + dev_err(pas->dev, "unable to map dtb memory region: %pa+%zx\n", + &rmem->base, pas->dtb_mem_size); return -EBUSY; } =20 return 0; } =20 -static int adsp_assign_memory_region(struct qcom_adsp *adsp) +static int qcom_pas_assign_memory_region(struct qcom_pas *pas) { struct qcom_scm_vmperm perm[MAX_ASSIGN_COUNT]; struct device_node *node; @@ -607,45 +605,45 @@ static int adsp_assign_memory_region(struct qcom_adsp= *adsp) int offset; int ret; =20 - if (!adsp->region_assign_idx) + if (!pas->region_assign_idx) return 0; =20 - for (offset =3D 0; offset < adsp->region_assign_count; ++offset) { + for (offset =3D 0; offset < pas->region_assign_count; ++offset) { struct reserved_mem *rmem =3D NULL; =20 - node =3D of_parse_phandle(adsp->dev->of_node, "memory-region", - adsp->region_assign_idx + offset); + node =3D of_parse_phandle(pas->dev->of_node, "memory-region", + pas->region_assign_idx + offset); if (node) rmem =3D of_reserved_mem_lookup(node); of_node_put(node); if (!rmem) { - dev_err(adsp->dev, "unable to resolve shareable memory-region index %d\= n", + dev_err(pas->dev, "unable to resolve shareable memory-region index %d\n= ", offset); return -EINVAL; } =20 - if (adsp->region_assign_shared) { + if (pas->region_assign_shared) { perm[0].vmid =3D QCOM_SCM_VMID_HLOS; perm[0].perm =3D QCOM_SCM_PERM_RW; - perm[1].vmid =3D adsp->region_assign_vmid; + perm[1].vmid =3D pas->region_assign_vmid; perm[1].perm =3D QCOM_SCM_PERM_RW; perm_size =3D 2; } else { - perm[0].vmid =3D adsp->region_assign_vmid; + perm[0].vmid =3D pas->region_assign_vmid; perm[0].perm =3D QCOM_SCM_PERM_RW; perm_size =3D 1; } =20 - adsp->region_assign_phys[offset] =3D rmem->base; - adsp->region_assign_size[offset] =3D rmem->size; - adsp->region_assign_owners[offset] =3D BIT(QCOM_SCM_VMID_HLOS); + pas->region_assign_phys[offset] =3D rmem->base; + pas->region_assign_size[offset] =3D rmem->size; + pas->region_assign_owners[offset] =3D BIT(QCOM_SCM_VMID_HLOS); =20 - ret =3D qcom_scm_assign_mem(adsp->region_assign_phys[offset], - adsp->region_assign_size[offset], - &adsp->region_assign_owners[offset], + ret =3D qcom_scm_assign_mem(pas->region_assign_phys[offset], + pas->region_assign_size[offset], + &pas->region_assign_owners[offset], perm, perm_size); if (ret < 0) { - dev_err(adsp->dev, "assign memory %d failed\n", offset); + dev_err(pas->dev, "assign memory %d failed\n", offset); return ret; } } @@ -653,35 +651,35 @@ static int adsp_assign_memory_region(struct qcom_adsp= *adsp) return 0; } =20 -static void adsp_unassign_memory_region(struct qcom_adsp *adsp) +static void qcom_pas_unassign_memory_region(struct qcom_pas *pas) { struct qcom_scm_vmperm perm; int offset; int ret; =20 - if (!adsp->region_assign_idx || adsp->region_assign_shared) + if (!pas->region_assign_idx || pas->region_assign_shared) return; =20 - for (offset =3D 0; offset < adsp->region_assign_count; ++offset) { + for (offset =3D 0; offset < pas->region_assign_count; ++offset) { perm.vmid =3D QCOM_SCM_VMID_HLOS; perm.perm =3D QCOM_SCM_PERM_RW; =20 - ret =3D qcom_scm_assign_mem(adsp->region_assign_phys[offset], - adsp->region_assign_size[offset], - &adsp->region_assign_owners[offset], + ret =3D qcom_scm_assign_mem(pas->region_assign_phys[offset], + pas->region_assign_size[offset], + &pas->region_assign_owners[offset], &perm, 1); if (ret < 0) - dev_err(adsp->dev, "unassign memory %d failed\n", offset); + dev_err(pas->dev, "unassign memory %d failed\n", offset); } } =20 -static int adsp_probe(struct platform_device *pdev) +static int qcom_pas_probe(struct platform_device *pdev) { - const struct adsp_data *desc; - struct qcom_adsp *adsp; + const struct qcom_pas_data *desc; + struct qcom_pas *pas; struct rproc *rproc; const char *fw_name, *dtb_fw_name =3D NULL; - const struct rproc_ops *ops =3D &adsp_ops; + const struct rproc_ops *ops =3D &qcom_pas_ops; int ret; =20 desc =3D of_device_get_match_data(&pdev->dev); @@ -706,9 +704,9 @@ static int adsp_probe(struct platform_device *pdev) } =20 if (desc->minidump_id) - ops =3D &adsp_minidump_ops; + ops =3D &qcom_pas_minidump_ops; =20 - rproc =3D devm_rproc_alloc(&pdev->dev, desc->sysmon_name, ops, fw_name, s= izeof(*adsp)); + rproc =3D devm_rproc_alloc(&pdev->dev, desc->sysmon_name, ops, fw_name, s= izeof(*pas)); =20 if (!rproc) { dev_err(&pdev->dev, "unable to allocate remoteproc\n"); @@ -718,68 +716,65 @@ static int adsp_probe(struct platform_device *pdev) rproc->auto_boot =3D desc->auto_boot; rproc_coredump_set_elf_info(rproc, ELFCLASS32, EM_NONE); =20 - adsp =3D rproc->priv; - adsp->dev =3D &pdev->dev; - adsp->rproc =3D rproc; - adsp->minidump_id =3D desc->minidump_id; - adsp->pas_id =3D desc->pas_id; - adsp->lite_pas_id =3D desc->lite_pas_id; - adsp->info_name =3D desc->sysmon_name; - adsp->smem_host_id =3D desc->smem_host_id; - adsp->decrypt_shutdown =3D desc->decrypt_shutdown; - adsp->region_assign_idx =3D desc->region_assign_idx; - adsp->region_assign_count =3D min_t(int, MAX_ASSIGN_COUNT, desc->region_a= ssign_count); - adsp->region_assign_vmid =3D desc->region_assign_vmid; - adsp->region_assign_shared =3D desc->region_assign_shared; + pas =3D rproc->priv; + pas->dev =3D &pdev->dev; + pas->rproc =3D rproc; + pas->minidump_id =3D desc->minidump_id; + pas->pas_id =3D desc->pas_id; + pas->lite_pas_id =3D desc->lite_pas_id; + pas->info_name =3D desc->sysmon_name; + pas->smem_host_id =3D desc->smem_host_id; + pas->decrypt_shutdown =3D desc->decrypt_shutdown; + pas->region_assign_idx =3D desc->region_assign_idx; + pas->region_assign_count =3D min_t(int, MAX_ASSIGN_COUNT, desc->region_as= sign_count); + pas->region_assign_vmid =3D desc->region_assign_vmid; + pas->region_assign_shared =3D desc->region_assign_shared; if (dtb_fw_name) { - adsp->dtb_firmware_name =3D dtb_fw_name; - adsp->dtb_pas_id =3D desc->dtb_pas_id; + pas->dtb_firmware_name =3D dtb_fw_name; + pas->dtb_pas_id =3D desc->dtb_pas_id; } - platform_set_drvdata(pdev, adsp); + platform_set_drvdata(pdev, pas); =20 - ret =3D device_init_wakeup(adsp->dev, true); + ret =3D device_init_wakeup(pas->dev, true); if (ret) goto free_rproc; =20 - ret =3D adsp_alloc_memory_region(adsp); + ret =3D qcom_pas_alloc_memory_region(pas); if (ret) goto free_rproc; =20 - ret =3D adsp_assign_memory_region(adsp); + ret =3D qcom_pas_assign_memory_region(pas); if (ret) goto free_rproc; =20 - ret =3D adsp_init_clock(adsp); + ret =3D qcom_pas_init_clock(pas); if (ret) goto unassign_mem; =20 - ret =3D adsp_init_regulator(adsp); + ret =3D qcom_pas_init_regulator(pas); if (ret) goto unassign_mem; =20 - ret =3D adsp_pds_attach(&pdev->dev, adsp->proxy_pds, - desc->proxy_pd_names); + ret =3D qcom_pas_pds_attach(&pdev->dev, pas->proxy_pds, desc->proxy_pd_na= mes); if (ret < 0) goto unassign_mem; - adsp->proxy_pd_count =3D ret; + pas->proxy_pd_count =3D ret; =20 - ret =3D qcom_q6v5_init(&adsp->q6v5, pdev, rproc, desc->crash_reason_smem,= desc->load_state, - qcom_pas_handover); + ret =3D qcom_q6v5_init(&pas->q6v5, pdev, rproc, desc->crash_reason_smem, + desc->load_state, qcom_pas_handover); if (ret) goto detach_proxy_pds; =20 - qcom_add_glink_subdev(rproc, &adsp->glink_subdev, desc->ssr_name); - qcom_add_smd_subdev(rproc, &adsp->smd_subdev); - qcom_add_pdm_subdev(rproc, &adsp->pdm_subdev); - adsp->sysmon =3D qcom_add_sysmon_subdev(rproc, - desc->sysmon_name, - desc->ssctl_id); - if (IS_ERR(adsp->sysmon)) { - ret =3D PTR_ERR(adsp->sysmon); + qcom_add_glink_subdev(rproc, &pas->glink_subdev, desc->ssr_name); + qcom_add_smd_subdev(rproc, &pas->smd_subdev); + qcom_add_pdm_subdev(rproc, &pas->pdm_subdev); + pas->sysmon =3D qcom_add_sysmon_subdev(rproc, desc->sysmon_name, desc->ss= ctl_id); + if (IS_ERR(pas->sysmon)) { + ret =3D PTR_ERR(pas->sysmon); goto deinit_remove_pdm_smd_glink; } =20 - qcom_add_ssr_subdev(rproc, &adsp->ssr_subdev, desc->ssr_name); + qcom_add_ssr_subdev(rproc, &pas->ssr_subdev, desc->ssr_name); ret =3D rproc_add(rproc); if (ret) goto remove_ssr_sysmon; @@ -787,41 +782,41 @@ static int adsp_probe(struct platform_device *pdev) return 0; =20 remove_ssr_sysmon: - qcom_remove_ssr_subdev(rproc, &adsp->ssr_subdev); - qcom_remove_sysmon_subdev(adsp->sysmon); + qcom_remove_ssr_subdev(rproc, &pas->ssr_subdev); + qcom_remove_sysmon_subdev(pas->sysmon); deinit_remove_pdm_smd_glink: - qcom_remove_pdm_subdev(rproc, &adsp->pdm_subdev); - qcom_remove_smd_subdev(rproc, &adsp->smd_subdev); - qcom_remove_glink_subdev(rproc, &adsp->glink_subdev); - qcom_q6v5_deinit(&adsp->q6v5); + qcom_remove_pdm_subdev(rproc, &pas->pdm_subdev); + qcom_remove_smd_subdev(rproc, &pas->smd_subdev); + qcom_remove_glink_subdev(rproc, &pas->glink_subdev); + qcom_q6v5_deinit(&pas->q6v5); detach_proxy_pds: - adsp_pds_detach(adsp, adsp->proxy_pds, adsp->proxy_pd_count); + qcom_pas_pds_detach(pas, pas->proxy_pds, pas->proxy_pd_count); unassign_mem: - adsp_unassign_memory_region(adsp); + qcom_pas_unassign_memory_region(pas); free_rproc: - device_init_wakeup(adsp->dev, false); + device_init_wakeup(pas->dev, false); =20 return ret; } =20 -static void adsp_remove(struct platform_device *pdev) +static void qcom_pas_remove(struct platform_device *pdev) { - struct qcom_adsp *adsp =3D platform_get_drvdata(pdev); - - rproc_del(adsp->rproc); - - qcom_q6v5_deinit(&adsp->q6v5); - adsp_unassign_memory_region(adsp); - qcom_remove_glink_subdev(adsp->rproc, &adsp->glink_subdev); - qcom_remove_sysmon_subdev(adsp->sysmon); - qcom_remove_smd_subdev(adsp->rproc, &adsp->smd_subdev); - qcom_remove_pdm_subdev(adsp->rproc, &adsp->pdm_subdev); - qcom_remove_ssr_subdev(adsp->rproc, &adsp->ssr_subdev); - adsp_pds_detach(adsp, adsp->proxy_pds, adsp->proxy_pd_count); - device_init_wakeup(adsp->dev, false); + struct qcom_pas *pas =3D platform_get_drvdata(pdev); + + rproc_del(pas->rproc); + + qcom_q6v5_deinit(&pas->q6v5); + qcom_pas_unassign_memory_region(pas); + qcom_remove_glink_subdev(pas->rproc, &pas->glink_subdev); + qcom_remove_sysmon_subdev(pas->sysmon); + qcom_remove_smd_subdev(pas->rproc, &pas->smd_subdev); + qcom_remove_pdm_subdev(pas->rproc, &pas->pdm_subdev); + qcom_remove_ssr_subdev(pas->rproc, &pas->ssr_subdev); + qcom_pas_pds_detach(pas, pas->proxy_pds, pas->proxy_pd_count); + device_init_wakeup(pas->dev, false); } =20 -static const struct adsp_data adsp_resource_init =3D { +static const struct qcom_pas_data adsp_resource_init =3D { .crash_reason_smem =3D 423, .firmware_name =3D "adsp.mdt", .pas_id =3D 1, @@ -831,7 +826,7 @@ static const struct adsp_data adsp_resource_init =3D { .ssctl_id =3D 0x14, }; =20 -static const struct adsp_data sa8775p_adsp_resource =3D { +static const struct qcom_pas_data sa8775p_adsp_resource =3D { .crash_reason_smem =3D 423, .firmware_name =3D "adsp.mbn", .pas_id =3D 1, @@ -848,7 +843,7 @@ static const struct adsp_data sa8775p_adsp_resource =3D= { .ssctl_id =3D 0x14, }; =20 -static const struct adsp_data sdm845_adsp_resource_init =3D { +static const struct qcom_pas_data sdm845_adsp_resource_init =3D { .crash_reason_smem =3D 423, .firmware_name =3D "adsp.mdt", .pas_id =3D 1, @@ -859,7 +854,7 @@ static const struct adsp_data sdm845_adsp_resource_init= =3D { .ssctl_id =3D 0x14, }; =20 -static const struct adsp_data sm6350_adsp_resource =3D { +static const struct qcom_pas_data sm6350_adsp_resource =3D { .crash_reason_smem =3D 423, .firmware_name =3D "adsp.mdt", .pas_id =3D 1, @@ -875,7 +870,7 @@ static const struct adsp_data sm6350_adsp_resource =3D { .ssctl_id =3D 0x14, }; =20 -static const struct adsp_data sm6375_mpss_resource =3D { +static const struct qcom_pas_data sm6375_mpss_resource =3D { .crash_reason_smem =3D 421, .firmware_name =3D "modem.mdt", .pas_id =3D 4, @@ -890,7 +885,7 @@ static const struct adsp_data sm6375_mpss_resource =3D { .ssctl_id =3D 0x12, }; =20 -static const struct adsp_data sm8150_adsp_resource =3D { +static const struct qcom_pas_data sm8150_adsp_resource =3D { .crash_reason_smem =3D 423, .firmware_name =3D "adsp.mdt", .pas_id =3D 1, @@ -905,7 +900,7 @@ static const struct adsp_data sm8150_adsp_resource =3D { .ssctl_id =3D 0x14, }; =20 -static const struct adsp_data sm8250_adsp_resource =3D { +static const struct qcom_pas_data sm8250_adsp_resource =3D { .crash_reason_smem =3D 423, .firmware_name =3D "adsp.mdt", .pas_id =3D 1, @@ -922,7 +917,7 @@ static const struct adsp_data sm8250_adsp_resource =3D { .ssctl_id =3D 0x14, }; =20 -static const struct adsp_data sm8350_adsp_resource =3D { +static const struct qcom_pas_data sm8350_adsp_resource =3D { .crash_reason_smem =3D 423, .firmware_name =3D "adsp.mdt", .pas_id =3D 1, @@ -938,7 +933,7 @@ static const struct adsp_data sm8350_adsp_resource =3D { .ssctl_id =3D 0x14, }; =20 -static const struct adsp_data msm8996_adsp_resource =3D { +static const struct qcom_pas_data msm8996_adsp_resource =3D { .crash_reason_smem =3D 423, .firmware_name =3D "adsp.mdt", .pas_id =3D 1, @@ -952,7 +947,7 @@ static const struct adsp_data msm8996_adsp_resource =3D= { .ssctl_id =3D 0x14, }; =20 -static const struct adsp_data cdsp_resource_init =3D { +static const struct qcom_pas_data cdsp_resource_init =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp.mdt", .pas_id =3D 18, @@ -962,7 +957,7 @@ static const struct adsp_data cdsp_resource_init =3D { .ssctl_id =3D 0x17, }; =20 -static const struct adsp_data sa8775p_cdsp0_resource =3D { +static const struct qcom_pas_data sa8775p_cdsp0_resource =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp0.mbn", .pas_id =3D 18, @@ -980,7 +975,7 @@ static const struct adsp_data sa8775p_cdsp0_resource = =3D { .ssctl_id =3D 0x17, }; =20 -static const struct adsp_data sa8775p_cdsp1_resource =3D { +static const struct qcom_pas_data sa8775p_cdsp1_resource =3D { .crash_reason_smem =3D 633, .firmware_name =3D "cdsp1.mbn", .pas_id =3D 30, @@ -998,7 +993,7 @@ static const struct adsp_data sa8775p_cdsp1_resource = =3D { .ssctl_id =3D 0x20, }; =20 -static const struct adsp_data sdm845_cdsp_resource_init =3D { +static const struct qcom_pas_data sdm845_cdsp_resource_init =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp.mdt", .pas_id =3D 18, @@ -1009,7 +1004,7 @@ static const struct adsp_data sdm845_cdsp_resource_in= it =3D { .ssctl_id =3D 0x17, }; =20 -static const struct adsp_data sm6350_cdsp_resource =3D { +static const struct qcom_pas_data sm6350_cdsp_resource =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp.mdt", .pas_id =3D 18, @@ -1025,7 +1020,7 @@ static const struct adsp_data sm6350_cdsp_resource = =3D { .ssctl_id =3D 0x17, }; =20 -static const struct adsp_data sm8150_cdsp_resource =3D { +static const struct qcom_pas_data sm8150_cdsp_resource =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp.mdt", .pas_id =3D 18, @@ -1040,7 +1035,7 @@ static const struct adsp_data sm8150_cdsp_resource = =3D { .ssctl_id =3D 0x17, }; =20 -static const struct adsp_data sm8250_cdsp_resource =3D { +static const struct qcom_pas_data sm8250_cdsp_resource =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp.mdt", .pas_id =3D 18, @@ -1055,7 +1050,7 @@ static const struct adsp_data sm8250_cdsp_resource = =3D { .ssctl_id =3D 0x17, }; =20 -static const struct adsp_data sc8280xp_nsp0_resource =3D { +static const struct qcom_pas_data sc8280xp_nsp0_resource =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp.mdt", .pas_id =3D 18, @@ -1069,7 +1064,7 @@ static const struct adsp_data sc8280xp_nsp0_resource = =3D { .ssctl_id =3D 0x17, }; =20 -static const struct adsp_data sc8280xp_nsp1_resource =3D { +static const struct qcom_pas_data sc8280xp_nsp1_resource =3D { .crash_reason_smem =3D 633, .firmware_name =3D "cdsp.mdt", .pas_id =3D 30, @@ -1083,7 +1078,7 @@ static const struct adsp_data sc8280xp_nsp1_resource = =3D { .ssctl_id =3D 0x20, }; =20 -static const struct adsp_data x1e80100_adsp_resource =3D { +static const struct qcom_pas_data x1e80100_adsp_resource =3D { .crash_reason_smem =3D 423, .firmware_name =3D "adsp.mdt", .dtb_firmware_name =3D "adsp_dtb.mdt", @@ -1103,7 +1098,7 @@ static const struct adsp_data x1e80100_adsp_resource = =3D { .ssctl_id =3D 0x14, }; =20 -static const struct adsp_data x1e80100_cdsp_resource =3D { +static const struct qcom_pas_data x1e80100_cdsp_resource =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp.mdt", .dtb_firmware_name =3D "cdsp_dtb.mdt", @@ -1123,7 +1118,7 @@ static const struct adsp_data x1e80100_cdsp_resource = =3D { .ssctl_id =3D 0x17, }; =20 -static const struct adsp_data sm8350_cdsp_resource =3D { +static const struct qcom_pas_data sm8350_cdsp_resource =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp.mdt", .pas_id =3D 18, @@ -1140,7 +1135,7 @@ static const struct adsp_data sm8350_cdsp_resource = =3D { .ssctl_id =3D 0x17, }; =20 -static const struct adsp_data sa8775p_gpdsp0_resource =3D { +static const struct qcom_pas_data sa8775p_gpdsp0_resource =3D { .crash_reason_smem =3D 640, .firmware_name =3D "gpdsp0.mbn", .pas_id =3D 39, @@ -1157,7 +1152,7 @@ static const struct adsp_data sa8775p_gpdsp0_resource= =3D { .ssctl_id =3D 0x21, }; =20 -static const struct adsp_data sa8775p_gpdsp1_resource =3D { +static const struct qcom_pas_data sa8775p_gpdsp1_resource =3D { .crash_reason_smem =3D 641, .firmware_name =3D "gpdsp1.mbn", .pas_id =3D 40, @@ -1174,7 +1169,7 @@ static const struct adsp_data sa8775p_gpdsp1_resource= =3D { .ssctl_id =3D 0x22, }; =20 -static const struct adsp_data mpss_resource_init =3D { +static const struct qcom_pas_data mpss_resource_init =3D { .crash_reason_smem =3D 421, .firmware_name =3D "modem.mdt", .pas_id =3D 4, @@ -1191,7 +1186,7 @@ static const struct adsp_data mpss_resource_init =3D { .ssctl_id =3D 0x12, }; =20 -static const struct adsp_data sc8180x_mpss_resource =3D { +static const struct qcom_pas_data sc8180x_mpss_resource =3D { .crash_reason_smem =3D 421, .firmware_name =3D "modem.mdt", .pas_id =3D 4, @@ -1206,7 +1201,7 @@ static const struct adsp_data sc8180x_mpss_resource = =3D { .ssctl_id =3D 0x12, }; =20 -static const struct adsp_data msm8996_slpi_resource_init =3D { +static const struct qcom_pas_data msm8996_slpi_resource_init =3D { .crash_reason_smem =3D 424, .firmware_name =3D "slpi.mdt", .pas_id =3D 12, @@ -1220,7 +1215,7 @@ static const struct adsp_data msm8996_slpi_resource_i= nit =3D { .ssctl_id =3D 0x16, }; =20 -static const struct adsp_data sdm845_slpi_resource_init =3D { +static const struct qcom_pas_data sdm845_slpi_resource_init =3D { .crash_reason_smem =3D 424, .firmware_name =3D "slpi.mdt", .pas_id =3D 12, @@ -1236,7 +1231,7 @@ static const struct adsp_data sdm845_slpi_resource_in= it =3D { .ssctl_id =3D 0x16, }; =20 -static const struct adsp_data wcss_resource_init =3D { +static const struct qcom_pas_data wcss_resource_init =3D { .crash_reason_smem =3D 421, .firmware_name =3D "wcnss.mdt", .pas_id =3D 6, @@ -1246,7 +1241,7 @@ static const struct adsp_data wcss_resource_init =3D { .ssctl_id =3D 0x12, }; =20 -static const struct adsp_data sdx55_mpss_resource =3D { +static const struct qcom_pas_data sdx55_mpss_resource =3D { .crash_reason_smem =3D 421, .firmware_name =3D "modem.mdt", .pas_id =3D 4, @@ -1261,7 +1256,7 @@ static const struct adsp_data sdx55_mpss_resource =3D= { .ssctl_id =3D 0x22, }; =20 -static const struct adsp_data sm8450_mpss_resource =3D { +static const struct qcom_pas_data sm8450_mpss_resource =3D { .crash_reason_smem =3D 421, .firmware_name =3D "modem.mdt", .pas_id =3D 4, @@ -1279,7 +1274,7 @@ static const struct adsp_data sm8450_mpss_resource = =3D { .ssctl_id =3D 0x12, }; =20 -static const struct adsp_data sm8550_adsp_resource =3D { +static const struct qcom_pas_data sm8550_adsp_resource =3D { .crash_reason_smem =3D 423, .firmware_name =3D "adsp.mdt", .dtb_firmware_name =3D "adsp_dtb.mdt", @@ -1299,7 +1294,7 @@ static const struct adsp_data sm8550_adsp_resource = =3D { .smem_host_id =3D 2, }; =20 -static const struct adsp_data sm8550_cdsp_resource =3D { +static const struct qcom_pas_data sm8550_cdsp_resource =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp.mdt", .dtb_firmware_name =3D "cdsp_dtb.mdt", @@ -1320,7 +1315,7 @@ static const struct adsp_data sm8550_cdsp_resource = =3D { .smem_host_id =3D 5, }; =20 -static const struct adsp_data sm8550_mpss_resource =3D { +static const struct qcom_pas_data sm8550_mpss_resource =3D { .crash_reason_smem =3D 421, .firmware_name =3D "modem.mdt", .dtb_firmware_name =3D "modem_dtb.mdt", @@ -1344,7 +1339,7 @@ static const struct adsp_data sm8550_mpss_resource = =3D { .region_assign_vmid =3D QCOM_SCM_VMID_MSS_MSA, }; =20 -static const struct adsp_data sc7280_wpss_resource =3D { +static const struct qcom_pas_data sc7280_wpss_resource =3D { .crash_reason_smem =3D 626, .firmware_name =3D "wpss.mdt", .pas_id =3D 6, @@ -1361,7 +1356,7 @@ static const struct adsp_data sc7280_wpss_resource = =3D { .ssctl_id =3D 0x19, }; =20 -static const struct adsp_data sm8650_cdsp_resource =3D { +static const struct qcom_pas_data sm8650_cdsp_resource =3D { .crash_reason_smem =3D 601, .firmware_name =3D "cdsp.mdt", .dtb_firmware_name =3D "cdsp_dtb.mdt", @@ -1386,7 +1381,7 @@ static const struct adsp_data sm8650_cdsp_resource = =3D { .region_assign_vmid =3D QCOM_SCM_VMID_CDSP, }; =20 -static const struct adsp_data sm8650_mpss_resource =3D { +static const struct qcom_pas_data sm8650_mpss_resource =3D { .crash_reason_smem =3D 421, .firmware_name =3D "modem.mdt", .dtb_firmware_name =3D "modem_dtb.mdt", @@ -1410,7 +1405,7 @@ static const struct adsp_data sm8650_mpss_resource = =3D { .region_assign_vmid =3D QCOM_SCM_VMID_MSS_MSA, }; =20 -static const struct adsp_data sm8750_mpss_resource =3D { +static const struct qcom_pas_data sm8750_mpss_resource =3D { .crash_reason_smem =3D 421, .firmware_name =3D "modem.mdt", .dtb_firmware_name =3D "modem_dtb.mdt", @@ -1434,7 +1429,7 @@ static const struct adsp_data sm8750_mpss_resource = =3D { .region_assign_vmid =3D QCOM_SCM_VMID_MSS_MSA, }; =20 -static const struct of_device_id adsp_of_match[] =3D { +static const struct of_device_id qcom_pas_of_match[] =3D { { .compatible =3D "qcom,msm8226-adsp-pil", .data =3D &msm8996_adsp_resour= ce}, { .compatible =3D "qcom,msm8953-adsp-pil", .data =3D &msm8996_adsp_resour= ce}, { .compatible =3D "qcom,msm8974-adsp-pil", .data =3D &adsp_resource_init}, @@ -1504,17 +1499,17 @@ static const struct of_device_id adsp_of_match[] = =3D { { .compatible =3D "qcom,x1e80100-cdsp-pas", .data =3D &x1e80100_cdsp_reso= urce}, { }, }; -MODULE_DEVICE_TABLE(of, adsp_of_match); +MODULE_DEVICE_TABLE(of, qcom_pas_of_match); =20 -static struct platform_driver adsp_driver =3D { - .probe =3D adsp_probe, - .remove =3D adsp_remove, +static struct platform_driver qcom_pas_driver =3D { + .probe =3D qcom_pas_probe, + .remove =3D qcom_pas_remove, .driver =3D { .name =3D "qcom_q6v5_pas", - .of_match_table =3D adsp_of_match, + .of_match_table =3D qcom_pas_of_match, }, }; =20 -module_platform_driver(adsp_driver); -MODULE_DESCRIPTION("Qualcomm Hexagon v5 Peripheral Authentication Service = driver"); +module_platform_driver(qcom_pas_driver); +MODULE_DESCRIPTION("Qualcomm Peripheral Authentication Service remoteproc = driver"); MODULE_LICENSE("GPL v2"); --- base-commit: a0bea9e39035edc56a994630e6048c8a191a99d8 change-id: 20250605-pas-rename-7f69f1ff1ff5 Best regards, --=20 Bjorn Andersson