From nobody Tue Dec 16 22:33:35 2025 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 492A1235054 for ; Fri, 30 May 2025 16:07:56 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621278; cv=none; b=EfrHKPUXY6/kpYy5WOY5C3qVYz58NmA/bYT1LGxnnfmEdUsQ3sfGAPC+ckEiHZ6Lgez6kzRpTHx/dS/da1Up5YfuAgb/gXb7W1XQv9akYxBlbmgY9nuFj7tzWPdAfxCCGB55FpedRaXnugoy9NIV6RsgfQszLIdOa+0RXfbFhio= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621278; c=relaxed/simple; bh=LBdAIMty5GE1KfJHxai0bVaOUZnB93k0HKiQtvmIBDw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=sIhPA9beqIDCBC7RV9v7no5VwR4SDwrGtcXkfCQX2avPFKDKlMVt4eqD+u9QSWFRL77WtKXzIplgCcWx0Sgu9E+ZP5yMZpFpr3iaWMtDAfOCh5T7/86Viye/WAZWTkHdRoN6QU3rMrdU4ifZNnCXQT9dCERrHuZx0UQciIjjDAs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=UJq1UJk4; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="UJq1UJk4" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-450d668c2a1so7328385e9.0 for ; Fri, 30 May 2025 09:07:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748621274; x=1749226074; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=bvMdIH4nN1sFDJOlm2BIuEd8Qez9m/rrIfFo0iNwOy8=; b=UJq1UJk4GXU0qFbKdJGuOFHwJNwDdR8GICDriX0L54a6W4a+Me30IDfuZfqt+BDaI2 bBRj+B3Gz4++JRFgURzM1B9VgqJm52jfRMuQVWufhJ8LieURTZglyaaLC2YDiCf/I4Hq RA4xjWj+Kj0/z4xtD3X96Z7SblivN/R+vy+jA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748621274; x=1749226074; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=bvMdIH4nN1sFDJOlm2BIuEd8Qez9m/rrIfFo0iNwOy8=; b=BH1Cx/1STine1sIKgSktXiPZ/BmOQpHUEmGBdDC2Y/iqG/VFO23HGZ+kspcji0aqhD qHFp8z7yw+qCy8Yvxh07+pbtX2GyVkmpfVYDL6EPV52/6nCKJBnZLKucH6j9VfAHF4cM AdaQbZlYrb35Ns/1CI4hCn5szH/IOzK6U8f1xhyTjZHgBssv5qMOgFZdgVQGbW/87cgy vXsL/GxIJDcYm9iS39bPpix2ZSdQOGauEF4B8YyaGLYi9EFw6cqe6dl+knItJ11J2oJz vbs4bSeFHv98YC08VdWDXMNJ6wUox0yl9CJ2aN2KgQnSweO/ZevJLl3vffoAS8wv9PLC VgDw== X-Gm-Message-State: AOJu0YzwprA53P/k/rGInrVcA7PmOMzwsADPecIE0yPGeyoh4IECiJsO PPoaYf4mK6dR5rsWVo71zNfO8SyytmyElm4qlMNIpcPm+aUKpOQaX6HUHazcvqsaUczOneF2wh2 MDaHT X-Gm-Gg: ASbGncv8oZmYHhaQc3X161MHmyRbuWCCkL7X6OkbvQXoEi6nFH7UvZpvqmuDJ+6UWRH 95SSdlcM+2Tj3eihGk46JZ21B24YxJeN8zntro0Yo1AaM+Ne9JTNO8zcR8F8RPYhGvJV4+fv++M mxk+mbmxRVYQx+11eRj0zMD8DhQ7oixh9cuUmg9wzoza/qSht6jbu4ukvxoksAJ8O/pkHgUmyZt gv0Db8BUQxvSm14Y0jOFNs3tzG2KgIOkkS+PBCehox/0d0uHpwK+EKHxDIZFoCS6oAOV5j5ZSxo Xfn09heSBAYcRwp5myigDnQceGbzcf9xZuOAK0I1BZHpoK9CCBCtMdIWO9+nY0THtHyDi20O3oB D3yf39LMDMxPzwhnlbgc3YwqlZcBQBpQzKl1xl8quklsAKl01xFY= X-Google-Smtp-Source: AGHT+IEVAFgFPhAFYVuATFA6DOaPdpMyms7hoynJuR3YzzCeJCI8RlsrsWCeB+RKHnnB9DZQ0OrU0g== X-Received: by 2002:a05:600c:4649:b0:43c:ec72:3daf with SMTP id 5b1f17b1804b1-450ce88aa5dmr54520215e9.14.1748621274332; Fri, 30 May 2025 09:07:54 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.43.33]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-450dcc18a80sm9716365e9.38.2025.05.30.09.07.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 09:07:53 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, Frank Li , linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Lee Jones , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 1/6] dt-bindings: mfd: convert mxs-lradc bindings to json-schema Date: Fri, 30 May 2025 18:07:32 +0200 Message-ID: <20250530160748.2476088-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> References: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Convert the Freescale MXS Low-Resoulution ADC (LRADC) device tree binding documentation to json-schema. The clocks and #io-channel-cells properties have also been added; They are present in the respective SoC DTSI files but were missing from the old mxs-lradc.txt file. Signed-off-by: Dario Binacchi Reviewed-by: Conor Dooley --- Changes in v5: - Fix description formatting. Changes in v4: - Fix typo Low-Resoulution -> Low-Resolution' - Wrap lines at 80 char. - Drop '|' from the description - Describe what each interrupt is for. - Move touchscreen-wires constraint for imx28 to the top level Changes in v3: - Add Reviewed-by tag of Conor Dooley .../devicetree/bindings/mfd/mxs-lradc.txt | 45 ------ .../devicetree/bindings/mfd/mxs-lradc.yaml | 134 ++++++++++++++++++ 2 files changed, 134 insertions(+), 45 deletions(-) delete mode 100644 Documentation/devicetree/bindings/mfd/mxs-lradc.txt create mode 100644 Documentation/devicetree/bindings/mfd/mxs-lradc.yaml diff --git a/Documentation/devicetree/bindings/mfd/mxs-lradc.txt b/Document= ation/devicetree/bindings/mfd/mxs-lradc.txt deleted file mode 100644 index 755cbef0647d..000000000000 --- a/Documentation/devicetree/bindings/mfd/mxs-lradc.txt +++ /dev/null @@ -1,45 +0,0 @@ -* Freescale MXS LRADC device driver - -Required properties: -- compatible: Should be "fsl,imx23-lradc" for i.MX23 SoC and "fsl,imx28-lr= adc" - for i.MX28 SoC -- reg: Address and length of the register set for the device -- interrupts: Should contain the LRADC interrupts - -Optional properties: -- fsl,lradc-touchscreen-wires: Number of wires used to connect the touchsc= reen - to LRADC. Valid value is either 4 or 5. If = this - property is not present, then the touchscre= en is - disabled. 5 wires is valid for i.MX28 SoC o= nly. -- fsl,ave-ctrl: number of samples per direction to calculate an average va= lue. - Allowed value is 1 ... 32, default is 4 -- fsl,ave-delay: delay between consecutive samples. Allowed value is - 2 ... 2048. It is used if 'fsl,ave-ctrl' > 1, counts at - 2 kHz and its default is 2 (=3D 1 ms) -- fsl,settling: delay between plate switch to next sample. Allowed value is - 1 ... 2047. It counts at 2 kHz and its default is - 10 (=3D 5 ms) - -Example for i.MX23 SoC: - - lradc@80050000 { - compatible =3D "fsl,imx23-lradc"; - reg =3D <0x80050000 0x2000>; - interrupts =3D <36 37 38 39 40 41 42 43 44>; - fsl,lradc-touchscreen-wires =3D <4>; - fsl,ave-ctrl =3D <4>; - fsl,ave-delay =3D <2>; - fsl,settling =3D <10>; - }; - -Example for i.MX28 SoC: - - lradc@80050000 { - compatible =3D "fsl,imx28-lradc"; - reg =3D <0x80050000 0x2000>; - interrupts =3D <10 14 15 16 17 18 19 20 21 22 23 24 25>; - fsl,lradc-touchscreen-wires =3D <5>; - fsl,ave-ctrl =3D <4>; - fsl,ave-delay =3D <2>; - fsl,settling =3D <10>; - }; diff --git a/Documentation/devicetree/bindings/mfd/mxs-lradc.yaml b/Documen= tation/devicetree/bindings/mfd/mxs-lradc.yaml new file mode 100644 index 000000000000..782b2f4005a0 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/mxs-lradc.yaml @@ -0,0 +1,134 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/mxs-lradc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale MXS Low-Resolution ADC (LRADC) + +maintainers: + - Dario Binacchi + +description: + The LRADC provides 16 physical channels of 12-bit resolution for + analog-to-digital conversion and includes an integrated 4-wire/5-wire + touchscreen controller. + +properties: + compatible: + items: + - enum: + - fsl,imx23-lradc + - fsl,imx28-lradc + + reg: + maxItems: 1 + + clocks: + minItems: 1 + + interrupts: + minItems: 9 + maxItems: 13 + + fsl,lradc-touchscreen-wires: + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [4, 5] + description: > + Number of wires used to connect the touchscreen to LRADC. + + If this property is not present, then the touchscreen is disabled. + + fsl,ave-ctrl: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 1 + maximum: 32 + default: 4 + description: + Number of samples per direction to calculate an average value. + + fsl,ave-delay: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 2 + maximum: 2048 + default: 2 + description: > + Delay between consecutive samples. + + It is used if 'fsl,ave-ctrl' > 1, counts at 2 kHz and its default va= lue (2) + is 1 ms. + + fsl,settling: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 1 + maximum: 2047 + default: 10 + description: > + Delay between plate switch to next sample. + + It counts at 2 kHz and its default (10) is 5 ms. + + "#io-channel-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - interrupts + +if: + properties: + compatible: + contains: + enum: + - fsl,imx23-lradc +then: + properties: + interrupts: + items: + - description: channel 0 + - description: channel 1 + - description: channel 2 + - description: channel 3 + - description: channel 4 + - description: channel 5 + - description: touchscreen + - description: channel 6 + - description: channel 7 + fsl,lradc-touchscreen-wires: + const: 4 +else: + properties: + interrupts: + items: + - description: threshold 0 + - description: threshold 1 + - description: channel 0 + - description: channel 1 + - description: channel 2 + - description: channel 3 + - description: channel 4 + - description: channel 5 + - description: button 0 + - description: button 1 + - description: touchscreen + - description: channel 6 + - description: channel 7 + +additionalProperties: false + +examples: + - | + lradc@80050000 { + compatible =3D "fsl,imx23-lradc"; + reg =3D <0x80050000 0x2000>; + interrupts =3D <36>, <37>, <38>, <39>, <40>, + <41>, <42>, <43>, <44>; + clocks =3D <&clks 26>; + #io-channel-cells =3D <1>; + fsl,lradc-touchscreen-wires =3D <4>; + fsl,ave-ctrl =3D <4>; + fsl,ave-delay =3D <2>; + fsl,settling =3D <10>; + }; --=20 2.43.0 From nobody Tue Dec 16 22:33:35 2025 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BE0C3235C1E for ; Fri, 30 May 2025 16:07:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621280; cv=none; b=MP21KkB/KrYYl0xPaHsh23RQ0bUOFCaPmsHrEOxk+oaMu3nJYxApT/3a0wapaqmrt/wjXWBYAMEdof29eu/f5EsNTBjUHiLvif/QnXAlTp+KvC8SLF/cHCTcZpBm0THk5y6SKICBf+x8f2J/S4qTqpN7lgwuwo8lacfym9LsGN4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621280; c=relaxed/simple; bh=sKyyp9KsoPPae0scG2TJa4HQa9SfU2SZ+xFe9IFIWMo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=El8Qn+xdhtFOOghIOHxx6qL8ul358QWURWE/WK1sz6Xc4B/EF0+5u+LtGFqdvc/aSKt4xd8cTVQ8Iddgum2bF4YbGpWXe7hgbmnWpog5RlnT/Q8T4JtVMnzBLT3vpc6JiTE5iLllBMpfZTTjdTEkInB6DQEuyGoYPI15Mp7wivI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=WA0pHN9w; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="WA0pHN9w" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-450ce671a08so13959945e9.3 for ; Fri, 30 May 2025 09:07:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748621276; x=1749226076; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ugagfCqzkkb6ZXT3N2b0w96FZKb2OG83xQzQHJvA1Sw=; b=WA0pHN9wZ3LOeGi1BJKeZndLXrKcfYK3cxcHtR13XmzcWKkPLMlEC8sO0euKfYBhWV SivDdzV6gkPbE/oAl6tKEk2WkeCC3iu3EVKlOX6UjYha5/RNrR8RkQLM85U7Wsj+cNMr IoNsScwiulgiYDWoizc8ckw87nG7zr0HyZJL4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748621276; x=1749226076; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ugagfCqzkkb6ZXT3N2b0w96FZKb2OG83xQzQHJvA1Sw=; b=FjHmIWhQl6uo/fXSacv2J8B3jBfTBRXepB9gSscrofPJQlUf0j3vkRfYKotzxptD2l uETvtPzVd7MykQhY2tEhvCSFldjscizxCh5ReywGpz4MVCOyvmUydFb3kBKe14ucun67 NYQHW/2dqlngFOsoar6ZofGZG5FDO1BGUHEd2xfSPAMO2m2M3MIf1ZTjH6YoFRbk0CLs n6/GDzk6ySCVaJjU8tYtEqaSUxIJaj2oM45uRhbE94DsKuVr00auZW5OkTEa0lWw3TbO zbR4Uj446j/o19+xpYnLT4Hguid/6jANo3wk8H+6OpMqGhEkwZEHP97xqBZXD4bEaT1I sRXQ== X-Gm-Message-State: AOJu0Yxx8aZwXGmyPnpk2EMh1LwUHsccT6jeqn7pxduGezymjHIGE4db DP87V/yNFHE+XuPT0Q4Br9rlqe4cYb8reoVCpSulN3DG67dq1UL9zcBArXK8PMVk+v+gVDxbLhy GyV/Y X-Gm-Gg: ASbGnct+lkKTNWRE25BV0U5/eKe63i5fzULAuzt7V5ugDIOLl+9Z0bF9W9tusi2J4bm 6NjFbZhE6CZwiabBQPb1AS1YR9GubcY9E/CPdMpnbyGXCv0s4ejJYiuMWo/hkWToupAg+MRJzv4 utfc1GIXdZukMWYfEPljXmYhHe/IHq4iLpUQiqUirO+lpMBWk4HKeKpaTohrEQL4fcnZCtPndkZ yYZAayEH0cOMjtityn29oKp1nSixZuJ5ncYX/JfMxu6UMMsPd8ynzlwAXe6EXgBByqCWpmmArTe znOFUnkum2y2TiAhVnFrOGsR47RWLzL3fbFQCOO0F47LLrPTH7iNfmM3e1PBms7O5Z/cNhxkEMw ZCBcLBGK0ybS6XeuJYay5VlSK9arVXfywziH6KjmO X-Google-Smtp-Source: AGHT+IF/FFTEstI8VczI8bSd8uyPZIXtdnlGAyynzNnJaNGF3uvbYAuD6vs/4UH6m6kIb/231ZEJww== X-Received: by 2002:a05:600c:8207:b0:450:d586:25ad with SMTP id 5b1f17b1804b1-450d6543cf3mr43891965e9.15.1748621275772; Fri, 30 May 2025 09:07:55 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.43.33]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-450dcc18a80sm9716365e9.38.2025.05.30.09.07.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 09:07:55 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, Frank Li , linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 2/6] ARM: dts: imx28: add pwm7 muxing options Date: Fri, 30 May 2025 18:07:33 +0200 Message-ID: <20250530160748.2476088-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> References: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add alternative pinmuxing for pwm7. Signed-off-by: Dario Binacchi Reviewed-by: Frank Li --- Changes in v5: - Add Reviewed-by tag of Frank Li Changes in v3: - Add commit body arch/arm/boot/dts/nxp/mxs/imx28.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm/boot/dts/nxp/mxs/imx28.dtsi b/arch/arm/boot/dts/nxp/m= xs/imx28.dtsi index bbea8b77386f..ece46d0e7c7f 100644 --- a/arch/arm/boot/dts/nxp/mxs/imx28.dtsi +++ b/arch/arm/boot/dts/nxp/mxs/imx28.dtsi @@ -755,6 +755,16 @@ MX28_PAD_PWM4__PWM_4 fsl,pull-up =3D ; }; =20 + pwm7_pins_a: pwm7@0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_SAIF1_SDATA0__PWM_7 + >; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + lcdif_24bit_pins_a: lcdif-24bit@0 { reg =3D <0>; fsl,pinmux-ids =3D < --=20 2.43.0 From nobody Tue Dec 16 22:33:35 2025 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 66476236454 for ; Fri, 30 May 2025 16:07:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621281; cv=none; b=TU8dZpmcPYoDVSoHV/omhI7WVD3fzv2DqXHmpRyQeydoXilqlgZczCRnDoFNEKrDHReMbCyHkQiiK+MCHBSOs0ksJ60ADMrHhPwtTppOYHdEoL9uG9CMACuC7cHIWy3d6RqkDXDQckYs3K0EwRHutT1KpzWWN8xdiO2It5+IXoI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621281; c=relaxed/simple; bh=mH5Ygl5089WVcTFj/GthrjSoi47fh6ctH9y/5WjiSD0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FIjcDqRW1hzqUiyLyUZtaq0WXHXrFkiNv3d+7JlhJJXoQjuAKRJFcCSJJMVYnxwiA8/AMaPGya3bSkbv10l7YjGvqwa8kYLVGM4HG10W0xiiKS+Ud5N1c7xyVpiQJCIUj9djYb685RmGjcDJh0CGxgqGL2icyb4Hvn63gBFhmpY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=FPVDQ+RX; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="FPVDQ+RX" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-450d668c2a1so7328795e9.0 for ; Fri, 30 May 2025 09:07:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748621277; x=1749226077; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=dqMa9aZLLZglShF07YRRISx9samkcW63UdIOcTb+9f4=; b=FPVDQ+RXXEbOrW7MZ9nnfqn5M41bejF86sRQSeaLJQW9zWQpTZPAhvHiOBdQ1Wwnps DoUmaADr3w5wnOPYslikxAjgvfLrNfTXvXk8L3ZQtC9lzxYki6l3sNGh2C4GOKZWs43/ h5VGNP5vG7XVoz+QFKgRNTbMc70sU4Yot52LY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748621277; x=1749226077; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=dqMa9aZLLZglShF07YRRISx9samkcW63UdIOcTb+9f4=; b=wk43c8FPaci/hImAb5S2c08DeYdLTEPPZADEciR03gwavQLgrR8CAAMjSKc5NyXac3 wM08iMmgxjkf5re5Rzk59BU1H79qipLQ6sZDVwFxh5atyko7O5LaCJBPH2pGRVOD3kYl jdL8Iw6kUDCTHFDOwaMR6l8TgZV580v6o73bYfgEkp5++N+pYmnfSGYl6mZb8s4M4UQF 54iC1l8r4egTHwx7VQ5CPkWLtAAGikvolvRMXVh/DoSzDB6FezfCB4IcnDfZoGT2lHNF gRtYccjwZfunKYCSFQwhnH3ttBL1/p1f99a285owXuHR4BpYemJNSf4fnLk2PXymm1Yd rMqA== X-Gm-Message-State: AOJu0YxHNuyP4mniT0pRpCSg7ytNMK/hIY/1MamjrMMn8eylJDYwhCV0 qHd4kovmLmo71+5Sh+9UJ+mRGM45zHXreFWbcY11diLy5E7+Qo0/33NIps7n8TTQvy0Kt1f3le3 liWbf X-Gm-Gg: ASbGncuaq/jAfLUCIwS0s1tNarUCJBldEEUwDFdeGgvV5dDa0XMrhjK2nnfGGNNKeNt VXslZC0Mczb6IE8O5hXvr2TrTEE8re3NLTV7IDBgkQeKd6awaDzjpvDX9VFQe3MwOos4v5zPCGO liEczogBaabPsOUXxOE5hkJljBKN9aUlbwHfJACsnpjq4AUq6FX2NMwI+cQr7AasKX/D8vs1znU NREzlmTQy8bo1DZ0lZmISOAE8sbfDAcSNM9fwB/BUjOhxtqz+8eJpiVY87CCqes+7RWr1NgLwVd E9bTAElIH2EJkz9cGZjis/K509GVLxtMPJzgMEJ6PU/Yhq2Eng7sFR1crJ1OhBNtCW6EUNQ6rsg qO8hS8qngFnte2Og2/Yv9gVctpJrVqVVJfeqFoOVm X-Google-Smtp-Source: AGHT+IHmuBUc1HOBGfi1fMo9UepB/xlrFgTLLRVVChBOvFjYf3Ff7XCEd4unYE2huxbygIssnRT1IA== X-Received: by 2002:a05:600c:8285:b0:442:f4a3:a2c0 with SMTP id 5b1f17b1804b1-450d6bb92ccmr41258895e9.13.1748621277548; Fri, 30 May 2025 09:07:57 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.43.33]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-450dcc18a80sm9716365e9.38.2025.05.30.09.07.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 09:07:57 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, Frank Li , linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Alexander Stein , Andreas Kemnade , Conor Dooley , Fabio Estevam , Francesco Dolcini , Frieder Schrempf , Heiko Schocher , =?UTF-8?q?Jo=C3=A3o=20Paulo=20Gon=C3=A7alves?= , Krzysztof Kozlowski , Marek Vasut , Max Merchel , Michael Walle , Peng Fan , Rob Herring , Shawn Guo , Tim Harvey , devicetree@vger.kernel.org Subject: [PATCH v5 3/6] dt-bindings: arm: fsl: add i.MX28 Amarula rmm board Date: Fri, 30 May 2025 18:07:34 +0200 Message-ID: <20250530160748.2476088-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> References: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The board includes the following resources: - 256 Mbytes NAND Flash - 128 Mbytes DRAM DDR2 - CAN - USB 2.0 high-speed/full-speed - Ethernet MAC Signed-off-by: Dario Binacchi Acked-by: Conor Dooley --- (no changes since v3) Changes in v3: - Add Acked-by tag of Conor Dooley Documentation/devicetree/bindings/arm/fsl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index 1b90870958a2..b67f0e71e4c8 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -89,6 +89,7 @@ properties: - description: i.MX28 based Boards items: - enum: + - amarula,imx28-rmm - armadeus,imx28-apf28 # APF28 SoM - bluegiga,apx4devkit # Bluegiga APx4 SoM on dev board - crystalfontz,cfa10036 # Crystalfontz CFA-10036 SoM --=20 2.43.0 From nobody Tue Dec 16 22:33:35 2025 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9FE43235057 for ; Fri, 30 May 2025 16:08:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621283; cv=none; b=napCfLqOY5uSPPRx6zQ+8Q9eoLXaUTaCXpNH75cJbVoWzrhSPv84nuYWc4/HIZg9EmsH046UdwIOToEaNz/7mjRMxRzJGdN9oy1L4t8jBhv3C8SATCy9V0K7uG2mEUYEOuW76N78oqwFHPy/wd807TFdCLwmPunQO4gQXdE2OzA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621283; c=relaxed/simple; bh=HWMxUggGR5pcU4OlcxF9I0pKvla2nbUqa9tKlffBeOI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=OpnPwYWtqnZ2DVgDAZnTggs7ruNt5Z3tkXcOQyhEQEgs0QomyMufQkAgepIUuA0RYdOxYfF1yAP+eX3GWePjWS/nlAFSog5/mIENiPBI33AWQmmNssnuLC2m97fc1XVlHWkBzBnDdm+tDunW4qR+/aHvkAHP9YSWzUe4BhFTG/0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=Xb3+FfWm; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="Xb3+FfWm" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-3a4fb9c2436so161260f8f.1 for ; Fri, 30 May 2025 09:08:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748621280; x=1749226080; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=l894PeLhCnHWtvaFDMX04QLLQsDnpUfxOwJIfvuYEXM=; b=Xb3+FfWm+7pc6pKloEh3o/u77rfjuJHfESvWJFYA8tKsw2t/FOuJazXYBZLF9u+ipq HMsVLY+eRSW06KlpEtNt3MHnmRiVU1NYfELyc3wP/C6ZxfCb7ct8cp8Ci2RFto1py2Mo nnzFwdsnKiPFjPmgc6dT69WosvtOr9typvUPc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748621280; x=1749226080; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=l894PeLhCnHWtvaFDMX04QLLQsDnpUfxOwJIfvuYEXM=; b=drup2S/2Fe8DFsetp6i+PtquuinMTe7lEcgTknaDUx+5BVhZFUT+MANvO/1Joxak9Y 9ck+CDkZrN8onr7PUp8obYvJa9bhs21OQDHVKVSS6ZMcGOxw/G5DBJvf9rlwCFw11Cp9 KFsF42zHKV53VavJktR8vZztMRKh6wJAGsI7yo6r5jXXGvkUnO5oZi84FqsLuceA0hoa Kjo5rZiyTzylqUg0cG4+qwJDKAHZf1r2SomtnX4Q7/vTU+88/Am9hAq+0L1rvvErAPPN BXWjBf5Wsiaql/019X6NnM7S/JQGHumuc1Aq1tJutgszpau0AjPpmT3/PDdc+44xQ4k6 zI6Q== X-Gm-Message-State: AOJu0Yww49R1LjTySBrnzNJDhkmdxdFs/M2TK0XdiaD0kXy+BRwFwHTY BSblvEEmM7D1xlmOEdSBuFtvFVVTOscWNE2U9XKlgK9oftK1oKI3y4iG03GlzaOmqiJNo0tBZBa 88tKc X-Gm-Gg: ASbGncsvHMOlpUzkG/KMkxW6YGOkxjRHLKQ5uBOuyQV8OdQRaylM8eURv8/2pPUbFQE YY0tuaxFr6nY9+lrTb38AKQYFBDI+7DaPZryOq3H1SNAZtGJtwiS4zjOmW20MVg09rrCHR6d18j MsSgVn1Ojmgbh58XBH3pj885Ru2hRQydOLO3rYhn2USZXbDXtKPTGbSN9bKzE029qqwrF7m+m7L /k64r0qFjwSGxTsDogsiKISHTa+r87Py4737h8eAFRbyWFz7eQFIDDk9hM1viAxhid9FHP8vyZQ Cz7HzRzzpnmnbnpbMNZIG//xBpapXHg3Gj8E0XFHLxkxOEJkdg4MHjryI1BIBnPuk/PcAKdLyXM y6a0kkBrzmitK3/GFiDMRHvYNaVnKwdmTj0f3CLF17gAyuOPwbhE= X-Google-Smtp-Source: AGHT+IFe1157slM2L/0F4loUxgaapU7fSOOZIUoCHVf3faHDhRUbgD7OUdhTGj/jG9uiNTzghP2gcA== X-Received: by 2002:a05:6000:178e:b0:3a1:f564:cd9d with SMTP id ffacd0b85a97d-3a4f89dee77mr2690497f8f.36.1748621279661; Fri, 30 May 2025 09:07:59 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.43.33]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-450dcc18a80sm9716365e9.38.2025.05.30.09.07.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 09:07:59 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, Frank Li , linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 4/6] ARM: dts: mxs: support i.MX28 Amarula rmm board Date: Fri, 30 May 2025 18:07:35 +0200 Message-ID: <20250530160748.2476088-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> References: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The board includes the following resources: - 256 Mbytes NAND Flash - 128 Mbytes DRAM DDR2 - CAN - USB 2.0 high-speed/full-speed - Ethernet MAC Signed-off-by: Dario Binacchi --- Changes in v5: - Drop #address-cells from gpmi node Changes in v4: - Drop label property (deprecated) under the leds sub-nodes. - Add microSD comment above the ssp0 node. Changes in v3: - Drop xceiver-supply property from can0 node. - Rearrange the order of specific nodes and properties alphabetically. Changes in v2: - Replace '-' with '@' for the pinctrl sub-nodes. - Replace edt,edt-ft5x06 with edt,edt-ft5306. - Drop LCD reset hog pin. - Add correct #address-cells and #size-cells to gpmi node. - Replace edt-ft5x06@38 with touchscreen@38. arch/arm/boot/dts/nxp/mxs/Makefile | 1 + .../boot/dts/nxp/mxs/imx28-amarula-rmm.dts | 300 ++++++++++++++++++ 2 files changed, 301 insertions(+) create mode 100644 arch/arm/boot/dts/nxp/mxs/imx28-amarula-rmm.dts diff --git a/arch/arm/boot/dts/nxp/mxs/Makefile b/arch/arm/boot/dts/nxp/mxs= /Makefile index 96dd31ea19ba..d72ba702b6fa 100644 --- a/arch/arm/boot/dts/nxp/mxs/Makefile +++ b/arch/arm/boot/dts/nxp/mxs/Makefile @@ -5,6 +5,7 @@ dtb-$(CONFIG_ARCH_MXS) +=3D \ imx23-sansa.dtb \ imx23-stmp378x_devb.dtb \ imx23-xfi3.dtb \ + imx28-amarula-rmm.dtb \ imx28-apf28.dtb \ imx28-apf28dev.dtb \ imx28-apx4devkit.dtb \ diff --git a/arch/arm/boot/dts/nxp/mxs/imx28-amarula-rmm.dts b/arch/arm/boo= t/dts/nxp/mxs/imx28-amarula-rmm.dts new file mode 100644 index 000000000000..af59211842fb --- /dev/null +++ b/arch/arm/boot/dts/nxp/mxs/imx28-amarula-rmm.dts @@ -0,0 +1,300 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2025 Amarula Solutions, Dario Binacchi + */ + +/dts-v1/; + +#include "imx28.dtsi" +#include +#include + +/ { + compatible =3D "amarula,imx28-rmm", "fsl,imx28"; + model =3D "Amarula i.MX28 rmm"; + + memory@40000000 { + reg =3D <0x40000000 0x08000000>; + device_type =3D "memory"; + }; + + backlight { + compatible =3D "pwm-backlight"; + pwms =3D <&pwm 4 5000000 0>; + brightness-levels =3D <0 255>; + num-interpolated-steps =3D <255>; + default-brightness-level =3D <255>; + power-supply =3D <®_5v>; + }; + + beeper { + compatible =3D "pwm-beeper"; + pwms =3D <&pwm 7 100000 0>; + }; + + leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&leds_pins>; + + led-0 { + gpios =3D <&gpio2 7 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + + led-1 { + gpios =3D <&gpio3 16 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + + led-2 { + gpios =3D <&gpio3 17 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + }; + + reg_1v8: regulator-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + reg_3v3: regulator-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + }; + + reg_5v: regulator-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "5v"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + }; + + reg_fec_3v3: regulator-fec-3v3 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&fec_3v3_enable_pin>; + regulator-name =3D "fec-3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpios =3D <&gpio3 27 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us =3D <300000>; + vin-supply =3D <®_5v>; + }; + + reg_usb0_vbus: regulator-usb0-vbus { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb0_vbus_enable_pin>; + regulator-name =3D "usb0_vbus"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpio2 5 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; + + reg_usb1_vbus: regulator-usb1-vbus { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb1_vbus_enable_pin>; + regulator-name =3D "usb1_vbus"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpio2 6 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; +}; + +&auart0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&auart0_2pins_a>; + status =3D "okay"; +}; + +&auart1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&auart1_pins_a>; + status =3D "okay"; +}; + +&can0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&can0_pins_a>; + status =3D "okay"; +}; + +&duart { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&duart_pins_b>; + status =3D "okay"; +}; + +&duart_pins_b { + fsl,voltage =3D ; +}; + +&gpmi { + #size-cells =3D <0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&gpmi_pins_a &gpmi_status_cfg>; + status =3D "okay"; +}; + +&i2c0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c0_pins_a>; + status =3D "okay"; + + touchscreen: touchscreen@38 { + compatible =3D "edt,edt-ft5306"; + reg =3D <0x38>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&edt_ft5x06_pins &edt_ft5x06_wake_pin>; + interrupt-parent =3D <&gpio0>; + interrupts =3D <19 IRQ_TYPE_EDGE_RISING>; + reset-gpios =3D <&gpio0 21 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&gpio0 18 GPIO_ACTIVE_HIGH>; + }; +}; + +&lradc { + status =3D "okay"; +}; + +&mac0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mac0_pins_a>; + phy-mode =3D "rmii"; + phy-supply =3D <®_fec_3v3>; + phy-handle =3D <ðphy>; + status =3D "okay"; + + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethphy: ethernet-phy@0 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0>; + max-speed =3D <100>; + reset-gpios =3D <&gpio3 28 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <4000>; + reset-deassert-us =3D <4000>; + }; + }; +}; + +&pinctrl { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hog_pins_a>; + + edt_ft5x06_pins: edt-ft5x06@0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_GPMI_RDY1__GPIO_0_21 /* Reset */ + MX28_PAD_GPMI_CE3N__GPIO_0_19 /* Interrupt */ + >; + fsl,drive-strength =3D ; + fsl,pull-up =3D ; + fsl,voltage =3D ; + }; + + edt_ft5x06_wake_pin: edt-ft5x06-wake@0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,pull-up =3D ; + fsl,voltage =3D ; + }; + + fec_3v3_enable_pin: fec-3v3-enable@0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,pull-up =3D ; + fsl,voltage =3D ; + }; + + hog_pins_a: hog@0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_SSP2_SS1__GPIO_2_20 /* External power */ + >; + fsl,drive-strength =3D ; + fsl,pull-up =3D ; + fsl,voltage =3D ; + }; + + leds_pins: leds@0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_SSP0_DATA7__GPIO_2_7 + MX28_PAD_PWM0__GPIO_3_16 + MX28_PAD_PWM1__GPIO_3_17 + >; + fsl,drive-strength =3D ; + fsl,pull-up =3D ; + fsl,voltage =3D ; + }; + + usb0_vbus_enable_pin: usb0-vbus-enable@0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,pull-up =3D ; + fsl,voltage =3D ; + }; + + usb1_vbus_enable_pin: usb1-vbus-enable@0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,pull-up =3D ; + fsl,voltage =3D ; + }; +}; + +&pwm { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwm4_pins_a &pwm7_pins_a>; + status =3D "okay"; +}; + +/* microSD */ +&ssp0 { + compatible =3D "fsl,imx28-mmc"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mmc0_4bit_pins_a &mmc0_sck_cfg>; + broken-cd; + bus-width =3D <4>; + status =3D "okay"; +}; + +&usb0 { + dr_mode =3D "host"; + vbus-supply =3D <®_usb0_vbus>; + status =3D "okay"; +}; + +&usb1 { + dr_mode =3D "host"; + vbus-supply =3D <®_usb1_vbus>; + status =3D "okay"; +}; + +&usbphy0 { + status =3D "okay"; +}; + +&usbphy1 { + status =3D "okay"; +}; --=20 2.43.0 From nobody Tue Dec 16 22:33:35 2025 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DB215238174 for ; Fri, 30 May 2025 16:08:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621285; cv=none; b=hQRuG5alT1/Q3a7lwNvaA3FiZvPljjuMbA4T/vnnpYUQo4Sytlm27UzXcp7a42vxim/5asyx+cQND3lN5bzI9A+eO5mOuGYFGqPcBEiaP3UR5qvRyHHA/IPxF2vr44LF4v9N43LXLGu2clKRVyegvSdxEkbSFXIGXLHn/CEGkrU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621285; c=relaxed/simple; bh=RpvvMj/K5uVzGiJH1mIG91vdZyDBkvd7mqNAf+vhWvM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=r1eh+61CcEiYHqVlkuovjcXHP2gGO/BL4NWS7Bh5yxbnPWsZ1BW/mgI8jyTwSp4YCd/1kFz0hMrIZ3rgEYAskNkKOH5a3o2P0rI3+HA0mXvstyunZDi775Tr+mp0OdbJ8mDz4hW1XoKuppwFwm0QQgBYUnGQL8BZ9+tsfpUA0x4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=OCsbcR8D; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="OCsbcR8D" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-450cfb790f7so14920945e9.0 for ; Fri, 30 May 2025 09:08:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748621282; x=1749226082; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GxYH3NexwAbeEcXLC/B+xWmBAAgWvD5JzKcWCQ9bGyI=; b=OCsbcR8Dqm5JpbU+zljoSZ1IlqYAN0R3+ho+z3hIyMdXW0qqiI7XwnuECM/oskO7t6 PfaEefhyr/VD8tz1POBxvj+DeLyURsSzabx6RqrxFtFXEXXVpE4UykTIMuhMNsPchHV1 T6wwyaDNLGeOxyyGnLFntYBIASBn+cX+aDGRM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748621282; x=1749226082; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GxYH3NexwAbeEcXLC/B+xWmBAAgWvD5JzKcWCQ9bGyI=; b=EGyTJngDM14aBwNaN48H3pYkvgSMX+5hJGoAV+Pb1mmaEfhEt12+CuivOttEbuf5pd K3Y5n2JcAoc4arthfcKuyj93SQG6iF0iN1PAKa6/Banm5A3+2Tp/CkmEUDURK3YV4NTs BZOvdVbu981vue1p8MdyvSDoBbQRviW0uE5wGHfKriRgce/TVMg4s51Tn42B53fzAwqF hmToOA2YSQnjJzt8u+CxomN2D5+2L3iB3FNAREokiSEdKw6yagK9KgCot0Ux4+NoKqUN w245X74ZzEqEPdNM6BwvikBD/Za1qmeKb03PAzcUC1z1viifxjyh/M6TB7Ue13x4Gsrm Q7Hw== X-Gm-Message-State: AOJu0Yw5IqYMbJP1arTwAPVIF9iAy9s1TPxCziGb9SoWTSuHTCjTE4e1 2jzWv5Hci0WFKeo5NlxW5BK+CjKV2QQX6HzO8CVCyDDRC5ghzka9pAZz0V5PnP2sODkaMMMgJsf FqvKI X-Gm-Gg: ASbGncssziZy01nrbZE+j3gMMxiLvh2qthRFhP1RzjWHZ5p2p35sRo6XsQGBX4n4iCX y/Fw9iRG9VDCNvqu/nBO4FvdCqbdhCEtICTRgo/D4iWE4sUZSh0Erooa6gy5SmNuvrR+dpK925Q atOddE5Ui6wSlVHuJ2KwirVB9urnYjhLxP0tZS3xLzaLIMB49P3kNJAXHl7sJTlll9It3Zn7e9W DsiK71xZGcOnmc4ByJp3TJVSIEt6RaICcaDhEDt5bVVDRoM/BWlasRACGQINT5nvGX+XMiFKF6e KnxOGJuHOA6xQzP8dSb3pylYXo/xBrLl+ebnbzskHyWFlBOX9VLvZ7MJdd/vsJ+5qlTsEhA7zaw zNY5eZVvDHDDSRoXgCdgVreflq4AwcnYKcKLs/QU/oCSypJQSqIw= X-Google-Smtp-Source: AGHT+IHB4KCY+ASia3MI/531qxYpWVifkfMHclrIx7cEJgeFFM0P1DgHGGwchnm9I8j/YZZJXHCf/w== X-Received: by 2002:a05:600c:6286:b0:442:f98e:f37 with SMTP id 5b1f17b1804b1-450d657fbf9mr35257455e9.21.1748621281779; Fri, 30 May 2025 09:08:01 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.43.33]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-450dcc18a80sm9716365e9.38.2025.05.30.09.07.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 09:08:00 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, Frank Li , linux-amarula@amarulasolutions.com, Dario Binacchi , Ard Biesheuvel , Eric Biggers , Fabio Estevam , "Martin K. Petersen" , Pengutronix Kernel Team , Russell King , Sascha Hauer , Shawn Guo , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 5/6] ARM: mxs_defconfig: Cleanup mxs_defconfig Date: Fri, 30 May 2025 18:07:36 +0200 Message-ID: <20250530160748.2476088-6-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> References: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Generate mxs_defconfig by doing: make mxs_defconfig make savedefconfig cp defconfig arch/arm/configs/mxs_defconfig No functional change. The goal here is to cleanup mxs_defconfig file to make easier and cleaner the addition of new entries. Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm/configs/mxs_defconfig | 11 ----------- 1 file changed, 11 deletions(-) diff --git a/arch/arm/configs/mxs_defconfig b/arch/arm/configs/mxs_defconfig index c76d66135abb..91723fdd3c04 100644 --- a/arch/arm/configs/mxs_defconfig +++ b/arch/arm/configs/mxs_defconfig @@ -32,9 +32,6 @@ CONFIG_INET=3Dy CONFIG_IP_PNP=3Dy CONFIG_IP_PNP_DHCP=3Dy CONFIG_SYN_COOKIES=3Dy -# CONFIG_INET_XFRM_MODE_TRANSPORT is not set -# CONFIG_INET_XFRM_MODE_TUNNEL is not set -# CONFIG_INET_XFRM_MODE_BEET is not set # CONFIG_INET_DIAG is not set # CONFIG_IPV6 is not set CONFIG_CAN=3Dm @@ -45,7 +42,6 @@ CONFIG_MTD=3Dy CONFIG_MTD_CMDLINE_PARTS=3Dy CONFIG_MTD_BLOCK=3Dy CONFIG_MTD_DATAFLASH=3Dy -CONFIG_MTD_M25P80=3Dy CONFIG_MTD_SST25L=3Dy CONFIG_MTD_RAW_NAND=3Dy CONFIG_MTD_NAND_GPMI_NAND=3Dy @@ -60,7 +56,6 @@ CONFIG_ENC28J60=3Dy CONFIG_ICPLUS_PHY=3Dy CONFIG_MICREL_PHY=3Dy CONFIG_REALTEK_PHY=3Dy -CONFIG_SMSC_PHY=3Dy CONFIG_CAN_FLEXCAN=3Dm CONFIG_USB_USBNET=3Dy CONFIG_USB_NET_SMSC95XX=3Dy @@ -77,13 +72,11 @@ CONFIG_SERIAL_AMBA_PL011=3Dy CONFIG_SERIAL_AMBA_PL011_CONSOLE=3Dy CONFIG_SERIAL_MXS_AUART=3Dy # CONFIG_HW_RANDOM is not set -# CONFIG_I2C_COMPAT is not set CONFIG_I2C_CHARDEV=3Dy CONFIG_I2C_MXS=3Dy CONFIG_SPI=3Dy CONFIG_SPI_GPIO=3Dm CONFIG_SPI_MXS=3Dy -CONFIG_GPIO_SYSFS=3Dy # CONFIG_HWMON is not set CONFIG_WATCHDOG=3Dy CONFIG_STMP3XXX_RTC_WATCHDOG=3Dy @@ -138,10 +131,6 @@ CONFIG_PWM_MXS=3Dy CONFIG_NVMEM_MXS_OCOTP=3Dy CONFIG_EXT4_FS=3Dy # CONFIG_DNOTIFY is not set -CONFIG_NETFS_SUPPORT=3Dm -CONFIG_FSCACHE=3Dy -CONFIG_FSCACHE_STATS=3Dy -CONFIG_CACHEFILES=3Dm CONFIG_VFAT_FS=3Dy CONFIG_TMPFS=3Dy CONFIG_TMPFS_POSIX_ACL=3Dy --=20 2.43.0 From nobody Tue Dec 16 22:33:35 2025 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3635F23814A for ; Fri, 30 May 2025 16:08:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621286; cv=none; b=Yfu15OH2I60HKi0VwpC5adrCHgfP+mlLY8wWBHyek6rcVWQIf6ve4GDmp2rXDK6we9qlko4E8d0MMZJsPK9rjLlcDr68MJy+UKZTwX7ft9AJj/qNAEkdyBoEBdX4hvp9Mffk9r1shE8F7g8VkJTX/LQpc2dBNFQZ4oLxultsEW0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748621286; c=relaxed/simple; bh=20+CDTw4vzWKnMq2YhSJ3lSPA2rG6reE6EsPNfWd2IM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=H1X3n6I6+PcmSMN4H++j/Yix/C0WCb/ior/9quUWdMfv6Nq2O0yhOpyZRLqLtG/dlqAd4N3VT8AWDBH3rAvDVzNDutNKGcgBU1WThD2G61MUj05sEEcj0T3TOndHULBt9GWYuraAa6HJjfvpPNd2tibdcqR/a4Lf0dhG5skABbk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=CPIZk51A; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="CPIZk51A" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-450ccda1a6eso19679985e9.2 for ; Fri, 30 May 2025 09:08:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748621283; x=1749226083; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GvgM2IbfWBcG4/oTfKmRrdxwIvc181owD475503ERJ8=; b=CPIZk51AA9T+xpSxzYfSCixNgXTWJAROmuwpBpz+gRjV0bEY/n9gUaL6QnuCH7tmEp chN7fdBcLlF5ZSgveiorpLcG+xPzSfTKOn+jDYHB6/JJ6nC/9IDJLeqZvEv+BMfgov/8 7NfaBjN2Gp1jPd90gPpBYYehggph5JsNXFYpo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748621283; x=1749226083; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GvgM2IbfWBcG4/oTfKmRrdxwIvc181owD475503ERJ8=; b=UKpCoVObRq9pqa6rgmcZgBl6BZLZ4rfRu8ouruiQGZztqq9vPsj8FF5AfL8yhZ2naA QCh2I7q/l8rmuv6vb7BDtXFxaCBmfxs62Vlggty9Z41YDuis+WdfI3JRWT2e+dlCvYrd wx7MV5UhIgzU9CSqw7phf+BerjZ6+9iznKDC5AdDOzQfs5KmKcM7FK8quhjVvCri1nrH F0vL5FCunMaGaMu+WbasgQLKsXRSve7uX0TZKyA+DFVT+OOy8CeFApRdjMFBFydC+rYo dg5yA+srCaMdkDhmYuHTAvtQNMCaZ1qzEumGUa4Ro2nlXZgjOuJe7c33akZMvSbZByP7 D+9A== X-Gm-Message-State: AOJu0YyEX+yhG8u7I167jNf//NG+7p1u41gJw806yu/R7NxQwRoent0m +YDDdYMTWEyrQaTlWttf1o2RLj/dCYT7/8erS9RFLcExTaaCs5lfVDGBWNp1E9rXTM2y2qi4cWb o07kE X-Gm-Gg: ASbGncv1X5l/rJpYvkipHMSsI4SWEYFcIYmsLEPqP2kS28g0CgzAsx2tcolNBXbhh21 lng7Ot1BruhRrQRmL45BNj1DvMQqUgrNokhiHHFEzE4JVrMk+7nIz/SyPpTIs0hbjJ5oPaI/SuV UrM5ly8gDH7fQV02IZE2Pcm6KuRjugMSPbT8mnk3Y8n0lshHTCD/eZYIE1Q+Cbf8xrzu60KKrke LKhVyOkyhwNoHpM5Y6r64DWeKX3VzmpKnrpb6PS37qWpdjii0eUbW+vU7bDpqqK77mXbsy7sEst h5csK2sMGvfQtiyGHnqacXniJ9Uq8rnf4B9oQFof2/PP/DKqpnLF9GEwp8q3HJPqHsZ9F4Ixebj BWAS9YxaaZCtuYAkbrMZWyAdsnP5UTWENtmViDD0biY7WctIfZ9s= X-Google-Smtp-Source: AGHT+IFYdaNMtebMqrcyfFwd8HXEmCu6MtcABHOw6woSEVwRzVUsS88bwdlnnTOG4SmcQTNczADG4g== X-Received: by 2002:a05:600c:4f87:b0:442:cd03:3e2 with SMTP id 5b1f17b1804b1-450d87fd991mr30332145e9.2.1748621283200; Fri, 30 May 2025 09:08:03 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.amarulasolutions.com ([2.196.43.33]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-450dcc18a80sm9716365e9.38.2025.05.30.09.08.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 09:08:02 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, Frank Li , linux-amarula@amarulasolutions.com, Dario Binacchi , Ard Biesheuvel , Eric Biggers , Fabio Estevam , "Martin K. Petersen" , Pengutronix Kernel Team , Russell King , Sascha Hauer , Shawn Guo , imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v5 6/6] ARM: mxs_defconfig: select new drivers used by imx28-amarula-rmm Date: Fri, 30 May 2025 18:07:37 +0200 Message-ID: <20250530160748.2476088-7-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> References: <20250530160748.2476088-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Select the options required by the imx28-amarula-rmm board. Signed-off-by: Dario Binacchi --- Changes in v5: - In mxs-lradc.txt: - Fix deacription formating - In imx28-amarula-rmm.dts: - Drop #address-cells from gpmi node Changes in v4: - In mxs-lradc.txt: - Fix typo Low-Resoulution -> Low-Resolution' - Wrap lines at 80 char. - Drop '|' from the description - Describe what each interrupt is for. - Move touchscreen-wires constraint for imx28 to the top level - In imx28-amarula-rmm.dts: - Drop label property (deprecated) under the leds sub-nodes. - Add microSD comment above the ssp0 node. - Add patch 5/6 "ARM: mxs_defconfig: Cleanup mxs_defconfig" - Add patch 6/6 "ARM: mxs_defconfig: select new drivers used by imx28-amarula-rmm" Changes in v3: - In imx28-amarula-rmm.dts: - Drop xceiver-supply property from can0 node. - Rearrange the order of specific nodes and properties alphabetically. Changes in v2: - In imx28-amarula-rmm.dts: - Replace '-' with '@' for the pinctrl sub-nodes. - Replace edt,edt-ft5x06 with edt,edt-ft5306. - Drop LCD reset hog pin. - Add correct #address-cells and #size-cells to gpmi node. - Replace edt-ft5x06@38 with touchscreen@38. - Drop from commit messages all references to LCD display. - Add patch [1/4] "dt-bindings: mfd: convert mxs-lradc bindings to json-schema". arch/arm/configs/mxs_defconfig | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/arm/configs/mxs_defconfig b/arch/arm/configs/mxs_defconfig index 91723fdd3c04..3b08c63b6de4 100644 --- a/arch/arm/configs/mxs_defconfig +++ b/arch/arm/configs/mxs_defconfig @@ -64,8 +64,11 @@ CONFIG_INPUT_EVDEV=3Dy # CONFIG_INPUT_KEYBOARD is not set # CONFIG_INPUT_MOUSE is not set CONFIG_INPUT_TOUCHSCREEN=3Dy +CONFIG_TOUCHSCREEN_EDT_FT5X06=3Dy CONFIG_TOUCHSCREEN_MXS_LRADC=3Dy CONFIG_TOUCHSCREEN_TSC2007=3Dm +CONFIG_INPUT_MISC=3Dy +CONFIG_INPUT_PWM_BEEPER=3Dy # CONFIG_SERIO is not set # CONFIG_LEGACY_PTYS is not set CONFIG_SERIAL_AMBA_PL011=3Dy --=20 2.43.0