From nobody Thu Dec 18 06:36:12 2025 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0C08F22D781 for ; Fri, 30 May 2025 11:19:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748603998; cv=none; b=RNdRz/YXx20kMKPY+0id2L7jtudL7PnuN+b34E/rhZWIhWVkguuoXwCsvCYU0fDmMYF2ttEaiE5hnQDa/d6Ruco2O7NKa1w1FF2n/PyGeiceYYS8DmA9wLaQ3BMamTiWOBRTuGllmE/EM2TpRGiA3r/Lw3HJhcGR5vqb7ZVTGAA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748603998; c=relaxed/simple; bh=X7hDuCiTVWY384OgAlrGLr/jCTONBQsk3r94ENDyK3g=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=HnzApovzMttijluXVgzVfiIS1qHljgii8pQ5jA8+EnTwE513miBVgSQO52Sdn4B/7+1NQffIdJ8eBC0UqxOFWT2mEOTGNoluhSB8LcyMY4xYN5FumWvBIWfNXk0RV7gnmL2Usk6DOsbH3at9xUIzzbJvGvwgYqrrwjdfLxyyWSI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=mJNmTFZ1; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="mJNmTFZ1" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-4508287895dso16874665e9.1 for ; Fri, 30 May 2025 04:19:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1748603994; x=1749208794; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=EpG/I/+BWWmS26h5n6JKq19fnTLhLa0YbFAXx8ak2yk=; b=mJNmTFZ1xtp1hPDAQD0Nf/Xqe+nrwHACGsuTYOCBrTmIv2txwv2zwjHZj4UEWyPcSt HnhxL2u6Se9pNKSGM20AmliBhJ9xDEdxge+KLGe4RNPT8VZZXVffEfT9ZYbxJg98guTt QMto7zY8dtX/DWsV0HndOKu3XrZZffkXnI8VzZs9NGvmrX1DsKf8HTfGY/zbRy/dMALQ 77bGvR74ctizJM/KUyye7R6Jf+xG/N7XRfWJ+o9zXxxjfNJu4D6ep3uWR+XcPni2tCGR wa72+mWiTILq4Z8ueHUivA9hxqxOR8VkTB6pV0sbuTWJuOGMS37OVkvrFp4YoWUc8LtT XCfw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748603994; x=1749208794; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=EpG/I/+BWWmS26h5n6JKq19fnTLhLa0YbFAXx8ak2yk=; b=Uoeuxo0t1ULE7LubkYeStL2vG7zoBm96TP9kseAPmYMYoLVrkvDm4Gi3V2p471c7Pe sOWR2rHhymBNCqTu0vcnMhqWa/EzW4lGO4BqG43Q9UkdtnrD0gG9n94bj9n7nAILtXme 8VcFh0gDTURchl3wSZYvCwMi4LQAKT8O8rYkSvhf3bdEDzXFEvYl5Z4Jek57K+A8qOxW 4Q+KdDjAbXkSA3MbLiyoIk9pQ6yiNQCPn1ZkKtO0JSz4wTqfFeaTkovnU91faP211B6d KNSoCkn14FkrYmQXHHXkasP2s7lvnx3s0PRGZIdYrlxKVMsuYDuGcnNY4OHwvG9KzzjQ Wzkg== X-Forwarded-Encrypted: i=1; AJvYcCUqP09ZQlBDuz/f9bleeu6Zfmsj5aeNCIfHKQ7bbqh2DuQtEiUfjTFykI9soNKJ78cH/njHp+R7emon8GQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzaWpMflOxlo1XKaVEd7ewfO9SIIfj36EzWT9NFS9iUQKh/e05E pCwUg5K94CH5c56STlDVy6yaBF4nxJNMT4Rn5hLKJnBXLJpDDSjeJE7JMltZ2teVdqk= X-Gm-Gg: ASbGncsqBc/s8ZrRHSdfWeHLQRLcBPosdwLfzg6AeFp3pgNLD0NKqQ/6aocRaOocZVk VsyBrrjeBTYBkPytpCGiP0Fx8+ZCgSmOeDS9P5w84AElNUhlgUeEfY4yuJd1IPvlGANF2vl8Ne+ HLB4PHDJqfuHZ6A+ZfmWx8oOlHtGNXOTvzdG5adhlCLBidZRv885OmB35i231a6Fvynb0ceDexz 7laGEcQu/Z3oDwKRueIb8XCcpo0bMQLaJyTza1w88PFZsuNL4tJsCoGcaR5gNsYJjdVT0QXXAFM XfL/Fk6HuQPMnuaFZZBR25FTnFvJw5zqbB46jscZL4MbQPk3mDLeay1qzK3bIhdqmW7JW242sbH TsI4Z3auUVT+GTqqC X-Google-Smtp-Source: AGHT+IGUJg33COSzG5y9e9bhXP7pOmJUOM67MeQYRzNHWMgUFeu2KrzZLuJQfaLbp9n6mkOJwkwhzA== X-Received: by 2002:a05:600c:9a3:b0:441:bbe5:f562 with SMTP id 5b1f17b1804b1-450ce897d17mr44809275e9.16.1748603994306; Fri, 30 May 2025 04:19:54 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.126]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-450dc818f27sm3986435e9.18.2025.05.30.04.19.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 30 May 2025 04:19:53 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: bhelgaas@google.com, lpieralisi@kernel.org, kw@linux.com, manivannan.sadhasivam@linaro.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, mturquette@baylibre.com, sboyd@kernel.org, p.zabel@pengutronix.de Cc: claudiu.beznea@tuxon.dev, linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org, john.madieu.xa@bp.renesas.com, Claudiu Beznea Subject: [PATCH v2 5/8] arm64: dts: renesas: r9a08g045s33: Add PCIe node Date: Fri, 30 May 2025 14:19:14 +0300 Message-ID: <20250530111917.1495023-6-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250530111917.1495023-1-claudiu.beznea.uj@bp.renesas.com> References: <20250530111917.1495023-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Claudiu Beznea The RZ/G3S SoC has a variant (R9A08G045S33) which support PCIe. Add the PCIe node. Signed-off-by: Claudiu Beznea --- Changes in v2: - updated the dma-ranges to reflect the SoC capability; added a comment about it. - updated clock-names, interrupt names - dropped legacy-interrupt-controller node - added interrupt-controller property - moved renesas,sysc at the end of the node to comply with DT coding style arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi | 60 +++++++++++++++++++ 1 file changed, 60 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi b/arch/arm64/boo= t/dts/renesas/r9a08g045s33.dtsi index 3351f26c7a2a..f1d642c70436 100644 --- a/arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a08g045s33.dtsi @@ -12,3 +12,63 @@ / { compatible =3D "renesas,r9a08g045s33", "renesas,r9a08g045"; }; + +&soc { + pcie: pcie@11e40000 { + compatible =3D "renesas,r9a08g045s33-pcie"; + reg =3D <0 0x11e40000 0 0x10000>; + ranges =3D <0x03000000 0 0x30000000 0 0x30000000 0 0x8000000>; + /* Map all possible DRAM ranges (4 GB). */ + dma-ranges =3D <0x42000000 0 0x40000000 0 0x40000000 0x1 0x0>; + bus-range =3D <0x0 0xff>; + clocks =3D <&cpg CPG_MOD R9A08G045_PCI_ACLK>, + <&cpg CPG_MOD R9A08G045_PCI_CLKL1PM>; + clock-names =3D "aclk", "pm"; + resets =3D <&cpg R9A08G045_PCI_ARESETN>, + <&cpg R9A08G045_PCI_RST_B>, + <&cpg R9A08G045_PCI_RST_GP_B>, + <&cpg R9A08G045_PCI_RST_PS_B>, + <&cpg R9A08G045_PCI_RST_RSM_B>, + <&cpg R9A08G045_PCI_RST_CFG_B>, + <&cpg R9A08G045_PCI_RST_LOAD_B>; + reset-names =3D "aresetn", "rst_b", "rst_gp_b", "rst_ps_b", + "rst_rsm_b", "rst_cfg_b", "rst_load_b"; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "serr", "serr_cor", "serr_nonfatal", + "serr_fatal", "axi_err", "inta", + "intb", "intc", "intd", "msi", + "link_bandwidth", "pm_pme", "dma", + "pcie_evt", "msg", "all"; + #interrupt-cells =3D <1>; + interrupt-controller; + interrupt-map-mask =3D <0 0 0 7>; + interrupt-map =3D <0 0 0 1 &pcie 0 0 0 0>, /* INT A */ + <0 0 0 2 &pcie 0 0 0 1>, /* INT B */ + <0 0 0 3 &pcie 0 0 0 2>, /* INT C */ + <0 0 0 4 &pcie 0 0 0 3>; /* INT D */ + device_type =3D "pci"; + num-lanes =3D <1>; + #address-cells =3D <3>; + #size-cells =3D <2>; + power-domains =3D <&cpg>; + vendor-id =3D <0x1912>; + device-id =3D <0x0033>; + renesas,sysc =3D <&sysc>; + status =3D "disabled"; + }; +}; --=20 2.43.0