From nobody Wed Feb 11 05:18:23 2026 Received: from mail-pl1-f201.google.com (mail-pl1-f201.google.com [209.85.214.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DABC1632 for ; Fri, 30 May 2025 00:00:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748563255; cv=none; b=G5Z8LXxt86aMb37fBqMvWuFwDzJxCgY/tpYxORajdHHoLeQnjV47lsOvN9TTlKQ2fbpE61yNLhR9JHcSHZHn9p5FG2AW+4UPmU7m9Yf8JAU085Ih+is/VZPWh8REmM0yCeSeZ8ez/keqF6Mom3l0N3XykRhQmeKjDLiy45NQyDo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748563255; c=relaxed/simple; bh=QWNfWZXatl0Z2yv3mGR4WVUDR8pVPP0OzMVla/VQ3LE=; h=Date:Mime-Version:Message-ID:Subject:From:To:Cc:Content-Type; b=ukvLKx+MRtB87/KplrybaWh7s269GdqpoJyS02RWWbrmggcW+KDlAOGBQAXGzH4xlaptRvIsZ+RM3eO4kBAudHp8EkOZvHG+2O+xaPbfOGsDKy+n4fFfuCJ5+22xMW4P2BSt2I0lIsqNKnI+kC5N9nBr+JopxlHs1Lsgc/eD+wI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com; spf=pass smtp.mailfrom=flex--dylanbhatch.bounces.google.com; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b=TWMmt0F9; arc=none smtp.client-ip=209.85.214.201 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=google.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=flex--dylanbhatch.bounces.google.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=google.com header.i=@google.com header.b="TWMmt0F9" Received: by mail-pl1-f201.google.com with SMTP id d9443c01a7336-2342ebb8a83so10861915ad.0 for ; Thu, 29 May 2025 17:00:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20230601; t=1748563252; x=1749168052; darn=vger.kernel.org; h=cc:to:from:subject:message-id:mime-version:date:from:to:cc:subject :date:message-id:reply-to; bh=oqV2zaZYb16msnNvkKWqjXHPhCsvjDjyIHn68xDKX7U=; b=TWMmt0F9upu0X5mDC9GpV5SA8R9lss2r81vLEaDxY8sqoBRDdxUntlOVTolPTSR+WE J47mtlR24KUdENBVwGnhlXIYoG5gzd15hsUjZbEZ8/i5TP5Mqi+T8LI9xyQh4M2AkVyo uW+dfUKoXAWH10oGgLV6cHyQPltN8WNbHWAPwItZl+5q5wDOjoM6MqXYDa5Dj3CtNqoQ YpoOjLa8EgW+GzTe1WLmlax4c8+WilRHL7hSkqd2rQdzVuX5TJPbPpOjQtTGsid/81+7 2r4TMLnzsZzQwzBuTtzwre+9c83xt+D4/koy54fGymXwrgHRp6hMkzsS52nsUpgR5um9 TAcw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748563252; x=1749168052; h=cc:to:from:subject:message-id:mime-version:date:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to; bh=oqV2zaZYb16msnNvkKWqjXHPhCsvjDjyIHn68xDKX7U=; b=iUz5GKjakV4bYsiumaTv81uu4tn6EGJBtcZaDi2BQBz4vfgCLc9+tcJ3sVcygtfRBi l6tjOMU2eloxVKY9RoS6F3APpW4M2h26xJ67GkEC5EYodt8Alp6w+gjkKLIkoSRe0+Ib juYZK08wabTJspD9KZ1q6U8yGP/4xJS0XRRjCqE5JxmuGArLhnvttkJlhHSrb6LQC/lM jg2eLDkzc86KTjKeQiqs16dBsBehgu3zxuzaAzrfSCqO1nq0isBYmGopKRmcSqJNzlWX LygQ0CKdpqM7EzwcNos62TXur4csEl5ekKc+RE0CUoLLSykec10IkSjQ4z3+60y/cQME N2ag== X-Forwarded-Encrypted: i=1; AJvYcCUKNjx0pwUxteJuUUSdu1N9XQ6EL14QpmYDSMa15DOY+nbkTHEpLsUvfhWOZtxdzBBrwdlExlNyjX2LBJA=@vger.kernel.org X-Gm-Message-State: AOJu0YzOjeSG/T/F2lDrSyaFvekMlq6EvNyGddlvjolZ3j6l5x/Zo7IU uB4Fl7OcmdNy12lwltxZcsBRHaZ3necgohDvaf0TbP6zhosYp+J8pQnyO1UhZ7pM+YDUUSV2loU +oOk9qe2IZZVaQwGVvvyfGVhwEA== X-Google-Smtp-Source: AGHT+IFdBTb1UXSqpPt5cykjw9rqT6+HOnXH5PPgiJXNByeADrqw52IRjSlVO7u2LJ43PKOwmtraEC4P0wAYvbLsSQ== X-Received: from plsl18.prod.google.com ([2002:a17:903:2452:b0:223:690d:fd84]) (user=dylanbhatch job=prod-delivery.src-stubby-dispatcher) by 2002:a17:902:f711:b0:235:1962:1c13 with SMTP id d9443c01a7336-23539563146mr1447435ad.14.1748563252125; Thu, 29 May 2025 17:00:52 -0700 (PDT) Date: Fri, 30 May 2025 00:00:44 +0000 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Mime-Version: 1.0 X-Mailer: git-send-email 2.49.0.1204.g71687c7c1d-goog Message-ID: <20250530000044.341911-1-dylanbhatch@google.com> Subject: [PATCH v5] arm64/module: Use text-poke API for late relocations. From: Dylan Hatch To: Catalin Marinas , Will Deacon , Ard Biesheuvel , Sami Tolvanen , Geert Uytterhoeven , Song Liu Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Dylan Hatch , Roman Gushchin , Toshiyuki Sato Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" To enable late module patching, livepatch modules need to be able to apply some of their relocations well after being loaded. In this scenario however, the livepatch module text and data is already RX-only, so special treatment is needed to make the late relocations possible. To do this, use the text-poking API for these late relocations. This patch is partially based off commit 88fc078a7a8f6 ("x86/module: Use text_poke() for late relocations"). Signed-off-by: Dylan Hatch Acked-by: Song Liu --- arch/arm64/kernel/module.c | 110 ++++++++++++++++++++++--------------- 1 file changed, 66 insertions(+), 44 deletions(-) diff --git a/arch/arm64/kernel/module.c b/arch/arm64/kernel/module.c index 06bb680bfe975..93e6d63074afe 100644 --- a/arch/arm64/kernel/module.c +++ b/arch/arm64/kernel/module.c @@ -23,6 +23,7 @@ #include #include #include +#include =20 enum aarch64_reloc_op { RELOC_OP_NONE, @@ -48,7 +49,26 @@ static u64 do_reloc(enum aarch64_reloc_op reloc_op, __le= 32 *place, u64 val) return 0; } =20 -static int reloc_data(enum aarch64_reloc_op op, void *place, u64 val, int = len) +static void write_data(void *place, s64 *sval, size_t len, struct module *= me) +{ + if (me->state =3D=3D MODULE_STATE_UNFORMED) + memcpy(place, sval, len); + else + aarch64_insn_copy(place, sval, len); +} + +static void write_insn(__le32 *place, u32 insn, struct module *me) +{ + __le32 le =3D cpu_to_le32(insn); + + if (me->state =3D=3D MODULE_STATE_UNFORMED) + *place =3D le; + else + aarch64_insn_copy(place, &le, sizeof(le)); +} + +static int reloc_data(enum aarch64_reloc_op op, void *place, u64 val, int = len, + struct module *me) { s64 sval =3D do_reloc(op, place, val); =20 @@ -66,7 +86,7 @@ static int reloc_data(enum aarch64_reloc_op op, void *pla= ce, u64 val, int len) =20 switch (len) { case 16: - *(s16 *)place =3D sval; + write_data(place, &sval, sizeof(s16), me); switch (op) { case RELOC_OP_ABS: if (sval < 0 || sval > U16_MAX) @@ -82,7 +102,7 @@ static int reloc_data(enum aarch64_reloc_op op, void *pl= ace, u64 val, int len) } break; case 32: - *(s32 *)place =3D sval; + write_data(place, &sval, sizeof(s32), me); switch (op) { case RELOC_OP_ABS: if (sval < 0 || sval > U32_MAX) @@ -98,7 +118,7 @@ static int reloc_data(enum aarch64_reloc_op op, void *pl= ace, u64 val, int len) } break; case 64: - *(s64 *)place =3D sval; + write_data(place, &sval, sizeof(s64), me); break; default: pr_err("Invalid length (%d) for data relocation\n", len); @@ -113,7 +133,8 @@ enum aarch64_insn_movw_imm_type { }; =20 static int reloc_insn_movw(enum aarch64_reloc_op op, __le32 *place, u64 va= l, - int lsb, enum aarch64_insn_movw_imm_type imm_type) + int lsb, enum aarch64_insn_movw_imm_type imm_type, + struct module *me) { u64 imm; s64 sval; @@ -145,7 +166,7 @@ static int reloc_insn_movw(enum aarch64_reloc_op op, __= le32 *place, u64 val, =20 /* Update the instruction with the new encoding. */ insn =3D aarch64_insn_encode_immediate(AARCH64_INSN_IMM_16, insn, imm); - *place =3D cpu_to_le32(insn); + write_insn(place, insn, me); =20 if (imm > U16_MAX) return -ERANGE; @@ -154,7 +175,8 @@ static int reloc_insn_movw(enum aarch64_reloc_op op, __= le32 *place, u64 val, } =20 static int reloc_insn_imm(enum aarch64_reloc_op op, __le32 *place, u64 val, - int lsb, int len, enum aarch64_insn_imm_type imm_type) + int lsb, int len, enum aarch64_insn_imm_type imm_type, + struct module *me) { u64 imm, imm_mask; s64 sval; @@ -170,7 +192,7 @@ static int reloc_insn_imm(enum aarch64_reloc_op op, __l= e32 *place, u64 val, =20 /* Update the instruction's immediate field. */ insn =3D aarch64_insn_encode_immediate(imm_type, insn, imm); - *place =3D cpu_to_le32(insn); + write_insn(place, insn, me); =20 /* * Extract the upper value bits (including the sign bit) and @@ -189,17 +211,17 @@ static int reloc_insn_imm(enum aarch64_reloc_op op, _= _le32 *place, u64 val, } =20 static int reloc_insn_adrp(struct module *mod, Elf64_Shdr *sechdrs, - __le32 *place, u64 val) + __le32 *place, u64 val, struct module *me) { u32 insn; =20 if (!is_forbidden_offset_for_adrp(place)) return reloc_insn_imm(RELOC_OP_PAGE, place, val, 12, 21, - AARCH64_INSN_IMM_ADR); + AARCH64_INSN_IMM_ADR, me); =20 /* patch ADRP to ADR if it is in range */ if (!reloc_insn_imm(RELOC_OP_PREL, place, val & ~0xfff, 0, 21, - AARCH64_INSN_IMM_ADR)) { + AARCH64_INSN_IMM_ADR, me)) { insn =3D le32_to_cpu(*place); insn &=3D ~BIT(31); } else { @@ -211,7 +233,7 @@ static int reloc_insn_adrp(struct module *mod, Elf64_Sh= dr *sechdrs, AARCH64_INSN_BRANCH_NOLINK); } =20 - *place =3D cpu_to_le32(insn); + write_insn(place, insn, me); return 0; } =20 @@ -255,23 +277,23 @@ int apply_relocate_add(Elf64_Shdr *sechdrs, /* Data relocations. */ case R_AARCH64_ABS64: overflow_check =3D false; - ovf =3D reloc_data(RELOC_OP_ABS, loc, val, 64); + ovf =3D reloc_data(RELOC_OP_ABS, loc, val, 64, me); break; case R_AARCH64_ABS32: - ovf =3D reloc_data(RELOC_OP_ABS, loc, val, 32); + ovf =3D reloc_data(RELOC_OP_ABS, loc, val, 32, me); break; case R_AARCH64_ABS16: - ovf =3D reloc_data(RELOC_OP_ABS, loc, val, 16); + ovf =3D reloc_data(RELOC_OP_ABS, loc, val, 16, me); break; case R_AARCH64_PREL64: overflow_check =3D false; - ovf =3D reloc_data(RELOC_OP_PREL, loc, val, 64); + ovf =3D reloc_data(RELOC_OP_PREL, loc, val, 64, me); break; case R_AARCH64_PREL32: - ovf =3D reloc_data(RELOC_OP_PREL, loc, val, 32); + ovf =3D reloc_data(RELOC_OP_PREL, loc, val, 32, me); break; case R_AARCH64_PREL16: - ovf =3D reloc_data(RELOC_OP_PREL, loc, val, 16); + ovf =3D reloc_data(RELOC_OP_PREL, loc, val, 16, me); break; =20 /* MOVW instruction relocations. */ @@ -280,88 +302,88 @@ int apply_relocate_add(Elf64_Shdr *sechdrs, fallthrough; case R_AARCH64_MOVW_UABS_G0: ovf =3D reloc_insn_movw(RELOC_OP_ABS, loc, val, 0, - AARCH64_INSN_IMM_MOVKZ); + AARCH64_INSN_IMM_MOVKZ, me); break; case R_AARCH64_MOVW_UABS_G1_NC: overflow_check =3D false; fallthrough; case R_AARCH64_MOVW_UABS_G1: ovf =3D reloc_insn_movw(RELOC_OP_ABS, loc, val, 16, - AARCH64_INSN_IMM_MOVKZ); + AARCH64_INSN_IMM_MOVKZ, me); break; case R_AARCH64_MOVW_UABS_G2_NC: overflow_check =3D false; fallthrough; case R_AARCH64_MOVW_UABS_G2: ovf =3D reloc_insn_movw(RELOC_OP_ABS, loc, val, 32, - AARCH64_INSN_IMM_MOVKZ); + AARCH64_INSN_IMM_MOVKZ, me); break; case R_AARCH64_MOVW_UABS_G3: /* We're using the top bits so we can't overflow. */ overflow_check =3D false; ovf =3D reloc_insn_movw(RELOC_OP_ABS, loc, val, 48, - AARCH64_INSN_IMM_MOVKZ); + AARCH64_INSN_IMM_MOVKZ, me); break; case R_AARCH64_MOVW_SABS_G0: ovf =3D reloc_insn_movw(RELOC_OP_ABS, loc, val, 0, - AARCH64_INSN_IMM_MOVNZ); + AARCH64_INSN_IMM_MOVNZ, me); break; case R_AARCH64_MOVW_SABS_G1: ovf =3D reloc_insn_movw(RELOC_OP_ABS, loc, val, 16, - AARCH64_INSN_IMM_MOVNZ); + AARCH64_INSN_IMM_MOVNZ, me); break; case R_AARCH64_MOVW_SABS_G2: ovf =3D reloc_insn_movw(RELOC_OP_ABS, loc, val, 32, - AARCH64_INSN_IMM_MOVNZ); + AARCH64_INSN_IMM_MOVNZ, me); break; case R_AARCH64_MOVW_PREL_G0_NC: overflow_check =3D false; ovf =3D reloc_insn_movw(RELOC_OP_PREL, loc, val, 0, - AARCH64_INSN_IMM_MOVKZ); + AARCH64_INSN_IMM_MOVKZ, me); break; case R_AARCH64_MOVW_PREL_G0: ovf =3D reloc_insn_movw(RELOC_OP_PREL, loc, val, 0, - AARCH64_INSN_IMM_MOVNZ); + AARCH64_INSN_IMM_MOVNZ, me); break; case R_AARCH64_MOVW_PREL_G1_NC: overflow_check =3D false; ovf =3D reloc_insn_movw(RELOC_OP_PREL, loc, val, 16, - AARCH64_INSN_IMM_MOVKZ); + AARCH64_INSN_IMM_MOVKZ, me); break; case R_AARCH64_MOVW_PREL_G1: ovf =3D reloc_insn_movw(RELOC_OP_PREL, loc, val, 16, - AARCH64_INSN_IMM_MOVNZ); + AARCH64_INSN_IMM_MOVNZ, me); break; case R_AARCH64_MOVW_PREL_G2_NC: overflow_check =3D false; ovf =3D reloc_insn_movw(RELOC_OP_PREL, loc, val, 32, - AARCH64_INSN_IMM_MOVKZ); + AARCH64_INSN_IMM_MOVKZ, me); break; case R_AARCH64_MOVW_PREL_G2: ovf =3D reloc_insn_movw(RELOC_OP_PREL, loc, val, 32, - AARCH64_INSN_IMM_MOVNZ); + AARCH64_INSN_IMM_MOVNZ, me); break; case R_AARCH64_MOVW_PREL_G3: /* We're using the top bits so we can't overflow. */ overflow_check =3D false; ovf =3D reloc_insn_movw(RELOC_OP_PREL, loc, val, 48, - AARCH64_INSN_IMM_MOVNZ); + AARCH64_INSN_IMM_MOVNZ, me); break; =20 /* Immediate instruction relocations. */ case R_AARCH64_LD_PREL_LO19: ovf =3D reloc_insn_imm(RELOC_OP_PREL, loc, val, 2, 19, - AARCH64_INSN_IMM_19); + AARCH64_INSN_IMM_19, me); break; case R_AARCH64_ADR_PREL_LO21: ovf =3D reloc_insn_imm(RELOC_OP_PREL, loc, val, 0, 21, - AARCH64_INSN_IMM_ADR); + AARCH64_INSN_IMM_ADR, me); break; case R_AARCH64_ADR_PREL_PG_HI21_NC: overflow_check =3D false; fallthrough; case R_AARCH64_ADR_PREL_PG_HI21: - ovf =3D reloc_insn_adrp(me, sechdrs, loc, val); + ovf =3D reloc_insn_adrp(me, sechdrs, loc, val, me); if (ovf && ovf !=3D -ERANGE) return ovf; break; @@ -369,46 +391,46 @@ int apply_relocate_add(Elf64_Shdr *sechdrs, case R_AARCH64_LDST8_ABS_LO12_NC: overflow_check =3D false; ovf =3D reloc_insn_imm(RELOC_OP_ABS, loc, val, 0, 12, - AARCH64_INSN_IMM_12); + AARCH64_INSN_IMM_12, me); break; case R_AARCH64_LDST16_ABS_LO12_NC: overflow_check =3D false; ovf =3D reloc_insn_imm(RELOC_OP_ABS, loc, val, 1, 11, - AARCH64_INSN_IMM_12); + AARCH64_INSN_IMM_12, me); break; case R_AARCH64_LDST32_ABS_LO12_NC: overflow_check =3D false; ovf =3D reloc_insn_imm(RELOC_OP_ABS, loc, val, 2, 10, - AARCH64_INSN_IMM_12); + AARCH64_INSN_IMM_12, me); break; case R_AARCH64_LDST64_ABS_LO12_NC: overflow_check =3D false; ovf =3D reloc_insn_imm(RELOC_OP_ABS, loc, val, 3, 9, - AARCH64_INSN_IMM_12); + AARCH64_INSN_IMM_12, me); break; case R_AARCH64_LDST128_ABS_LO12_NC: overflow_check =3D false; ovf =3D reloc_insn_imm(RELOC_OP_ABS, loc, val, 4, 8, - AARCH64_INSN_IMM_12); + AARCH64_INSN_IMM_12, me); break; case R_AARCH64_TSTBR14: ovf =3D reloc_insn_imm(RELOC_OP_PREL, loc, val, 2, 14, - AARCH64_INSN_IMM_14); + AARCH64_INSN_IMM_14, me); break; case R_AARCH64_CONDBR19: ovf =3D reloc_insn_imm(RELOC_OP_PREL, loc, val, 2, 19, - AARCH64_INSN_IMM_19); + AARCH64_INSN_IMM_19, me); break; case R_AARCH64_JUMP26: case R_AARCH64_CALL26: ovf =3D reloc_insn_imm(RELOC_OP_PREL, loc, val, 2, 26, - AARCH64_INSN_IMM_26); + AARCH64_INSN_IMM_26, me); if (ovf =3D=3D -ERANGE) { val =3D module_emit_plt_entry(me, sechdrs, loc, &rel[i], sym); if (!val) return -ENOEXEC; ovf =3D reloc_insn_imm(RELOC_OP_PREL, loc, val, 2, - 26, AARCH64_INSN_IMM_26); + 26, AARCH64_INSN_IMM_26, me); } break; =20 --=20 2.49.0.1204.g71687c7c1d-goog