From nobody Thu Dec 18 08:27:23 2025 Received: from mail-pf1-f181.google.com (mail-pf1-f181.google.com [209.85.210.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AB662220F32; Wed, 28 May 2025 22:18:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748470713; cv=none; b=uoivnbMqeeCkuV7liNhOe6GZ/374/SXCLFrDYJPb5uMFjCf7z4QoNNlJwNF0SRH34FJpH9a3f1MAESuwt7F2nnGEr+DsB3+JSH2sz30Q4CSc93+vCrfrjS8Y6ycIqtVmWMnwaDuN9JaKLNQaDLcSAar2HWkJdaSyK7sgDFwKeqk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748470713; c=relaxed/simple; bh=bK/i1Z9dtFAZFxokvCvbpy9SK++GuCM1tsD0Z0unY9s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=mRniXK69j9QCJT8BE+++rvCuLtX6O1ZaQMEFJt8YkoOXMWKBiegP646zbYvRBmyBEjK/kk7Fudz5o0VsHI0Nsbae4NuU+4Uc0DYKyOpWIUxn6+g6Ra9j/FWtujX9MbHoGnDIRHhFnDzV/1WnfdZKGNae3vnxEXjQmxsiBx67WkE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=X9FEtwJt; arc=none smtp.client-ip=209.85.210.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="X9FEtwJt" Received: by mail-pf1-f181.google.com with SMTP id d2e1a72fcca58-73712952e1cso170086b3a.1; Wed, 28 May 2025 15:18:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1748470711; x=1749075511; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=CtIyFVItmvlb0Qi7zMQtmVP45b6iqhJaWxe6x7y+EyQ=; b=X9FEtwJtbJtORvezlmUpS/o3xfcTpkcAFyTj1hK9jJPeOPbuVs7lxAl+Ecj5qAHOan mMaY16w1d5NX9g4KuhCkiP0LHX4kILGwBwY9/5KX55T1ugiS/erMhMyKrjy2cXUD1lkx oRi9s5eDfNeeCL64n6wroNOwY4ySwO168n5N+bhOtHWloJmDuJUivGMCICMCfuzShRZM Wt7dJYlbEEhzvL/X2Bpk5N5ZFdDy/UJRj4xYOAKQfY7T0HPe4eJgYAUNHodRfgilBrZa iqlY/LYBiT66wc3LUYBQPXL0kpBI1Z/kKgTGq3fzXDn54lYj13SDEop8kcXOOCMVXBnL 1RmA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748470711; x=1749075511; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=CtIyFVItmvlb0Qi7zMQtmVP45b6iqhJaWxe6x7y+EyQ=; b=KllKwncqruIIeYSnEVkkDlG6/st6rM3NoRUen9NY603oK6DUS4I2iSwPeGJWNLDZvw j1ujsVcQ27qG33HlGuEB8HrGQ8AMqfPn4myg3OJGc9xcP/SgSPeOSivd0Q9BSpMKOKy+ totTOk/fbwYM8jQu36o3XVeK2RcFOCUEgoP82C8Tx3JZ+KzBnYMu72WKcKxXDD8GYW7Z C/RAdZsEc1Xvc2M6PyHbO6l6VoXeylEFpwz7zxLXQPDD3jfUONck5exEmaItoZXt82EH lm8DoPRB5uV8e6ovERzdxEhy1aJpyNDHwd/O/osO25bRspGj1mu2ZTZMUVHszNraIUXy WyNg== X-Forwarded-Encrypted: i=1; AJvYcCUq27okyo+o51onqKy/WFZLwF6nPSFQAwOeGQKelgpg1cSUjwB4/40LqHvGtCyqhJIhyUE6h3IVXhcIi4dx@vger.kernel.org, AJvYcCXxQxsUory5afMoLo1ha4qd2azp7Qk6xJZQGP5PVEo8eR3TkgAhIdR1giuT5h5tgr2jQKPwgIlm/HSh@vger.kernel.org X-Gm-Message-State: AOJu0YwDKM42obvBx8vp9uk0hOdVevB6JhCHjvVGGqXv7kuJNQIOc3xV cECAEkAX9I7oyW83JGZrbyRaAuImcDiZstfyGx9FTD2QI9+/S7joZWx/ X-Gm-Gg: ASbGncvxalaELLyESXz/FyLIe0S6bpM9fLh84ceRmq3OPEOpS6wMn1QLzAzzNPvADlm 9i9TsErPqNVqqmQvYvhlqMyZQzLu74PqC7xgN/HPOJsIeROJDpCFyzNOLVdJ9IlGvZoltxoePG7 zizLxS7cOUB5wVcG60aCYm70RY8CeCNDNrLYXSFfDRoRQiebRq1lvIYrsplmvBmswASxccKCe8M I1Znlq7cZ2IkKN9UnzpmWVH3ovU42IjL9PsP4Fq8/7PN9ydSR2YxnG4Z/bE5eqqGTl1HmY3XcG4 s8f3SZaJHzROa8+SP4++JboUSr2jtk8zaRcdvNlJmk7U8NVpnPuWIcvoslOFKEnEoQ== X-Google-Smtp-Source: AGHT+IExOjzN75mdxRVjjLLNYQ17bfeHAMYVPsCViF5ldPFzY57HVoLNGSKqiY9sj70xQkkjQ5lIGg== X-Received: by 2002:a05:6a20:3d8c:b0:1f5:8de8:3b1a with SMTP id adf61e73a8af0-2188c24379emr27000647637.13.1748470710864; Wed, 28 May 2025 15:18:30 -0700 (PDT) Received: from localhost.localdomain ([50.46.184.91]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-747afff71fbsm81015b3a.165.2025.05.28.15.18.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 May 2025 15:18:30 -0700 (PDT) From: Joseph Kogut To: Heiko Stuebner , Rob Herring Cc: Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Steve deRosier , Joseph Kogut Subject: [PATCH v3 1/3] dt-bindings: arm: rockchip: Add Radxa CM5 IO board Date: Wed, 28 May 2025 15:18:21 -0700 Message-ID: <20250528221823.2974653-2-joseph.kogut@gmail.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250528221823.2974653-1-joseph.kogut@gmail.com> References: <174735136138.1544989.11909422896170025756.robh@kernel.org> <20250528221823.2974653-1-joseph.kogut@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device tree binding for the Radxa CM5 IO board. This board is based on the rk3588s. Signed-off-by: Joseph Kogut Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/rockchip.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Document= ation/devicetree/bindings/arm/rockchip.yaml index 650fb833d96e..64b0a0dfcf12 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -840,6 +840,13 @@ properties: - const: radxa,cm3 - const: rockchip,rk3566 =20 + - description: Radxa Compute Module 5 (CM5) + items: + - enum: + - radxa,cm5-io + - const: radxa,cm5 + - const: rockchip,rk3588s + - description: Radxa CM3 Industrial items: - enum: --=20 2.49.0 From nobody Thu Dec 18 08:27:23 2025 Received: from mail-pf1-f169.google.com (mail-pf1-f169.google.com [209.85.210.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A1462221736; Wed, 28 May 2025 22:18:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748470714; cv=none; b=VsYX+bTpPaZUoYDpdLhyyJMMX0pSMAmeS9cQbcu2n/IK3NJXUC3sJyLNKLN3e1Tb8RGZ6gDNwjZcC5odmINp0EhoQLPjsbigo9n1MeEFQh24rauQMODcTd71pAxuYMHR+DPTpzn5fbrurzJEl79LBQp6X7UeZkV6CewQum2Tl04= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748470714; c=relaxed/simple; bh=GZp5vVfYQIwNCZLdzIL+zpvypZff2ZQ2Gkp+xscJF6Q=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fzQLtBW7VlLIwP2jLVDkj9qDkCgm+SIXy6gyXw/dKAwV4vQoFaasRyz5sDdZjsM8BrWhw/qYHXa7ibWMGYsRJ6RSQcQonTIUUmGsuA3cgX+N8L7LBqvy1JY9JvDBnzKcvtUCktHjte3JzJNRi+qZGnYz4dfyxXhO7rxBmQYwGeQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=fs6ZuKF2; arc=none smtp.client-ip=209.85.210.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="fs6ZuKF2" Received: by mail-pf1-f169.google.com with SMTP id d2e1a72fcca58-742c5eb7d1cso189977b3a.3; Wed, 28 May 2025 15:18:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1748470712; x=1749075512; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=zCiLjriu6eNKGmo02lwUhcTPnLY+tJxl9X0S8ytmR7g=; b=fs6ZuKF27xXSPS3onblXq6nukqXYLfRbdJ4ku2hrhTU93gqX2hohHIjWmGoJZ2JHLP 7k8SrhkqjMQViSqVpYkk0q4yKOKtd9GLIhdHcZTPCfF4y3MdN/EMQ5psleDvGRRchjAv eMFhPOWqEFhDPN3nCkvcSpunZY/Ib4ROcPVDFD/5GCBSHSTyEcV3jBsdW4Yseffy6s7R 8xk6oa/I7UuCwkxPAR3pBKg/+l+BF8LSq747y0P8u7iQHuFJ1iusrvXnx69GqAU9tu6c PWfRspexXQrUE2MuJvf+J9xONWQ/ZgCNTkPAjjXad8WazCs6Drus846bMRKLnsRNB+PG FUjA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748470712; x=1749075512; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=zCiLjriu6eNKGmo02lwUhcTPnLY+tJxl9X0S8ytmR7g=; b=d56htv7IdZrkH6FxkkNd+Ib3/W+TZXLgaxmDR1HBbtIl2l8m7Nk8i5Hmi7kfErsFr3 PeDncgLr+Pn/tsLRaq9q+CLwPZNreWbtoPHIqizswTTHMQHhld7IlGodvjA8vX0KTcov 5hZ3ZHUhPt4UoPt2vjwtfwChDi9a12bI/aOS/S974zY3mmAP4WCA77X51Tv7O4Z2EhCI NcA7StIbi2o6YYsRhJF6xPynTpqowLsj1dpqElSiTY+Yb5Pvw77ZqaBEFTKd4CpNVL7e S2R5dqcPOGT0U0DpGzoQ0FO6PhpOh1JyYTH0r3ErL+519OtpftQzvRGtEeEun4aoG0gf pkbQ== X-Forwarded-Encrypted: i=1; AJvYcCVevi6ArWAavRX0ZlDx7csqXWTJiBAdKcmIKmNZKrqmkcZB3qjuSIui0foe5DZx/3Fn6yXM21jtfy1Voont@vger.kernel.org, AJvYcCWPmgkRoNpwv2KrNx6SAtghVQWsG9bauX5OdVsZBwcRZef1+xGjitBHiAwTphC3cAvD8N3Jj53T4jxm@vger.kernel.org X-Gm-Message-State: AOJu0YxH4WE9534RLJw6NwrUt66WXLcP3BYYqDKVs8tRbvVY5rP9tTak RN8Mgw9I+PC9FU4NcI6djemRvsNP2BAOPuhs48WKnKHL6pXYbkSav5If X-Gm-Gg: ASbGnctxtfG+RMzUVQmTHIUdaAHNZ0ojeovRHGucWGZ8q0mdOM8QRl1rRyJSvdBpjqZ Cr0T8+7ExcDefV4oq1eYfSzmiOdqLZbSgrktYfNfqWIUW36vS5S9IqzAUn5F90dhz3cz3g/I2qe BN2TCSldQpbtV76jwyXM9oWl9DvrWFXM2m2TRaAsbk7tuftBFNh9hw2zGJk3oVoqGHFlVTukT+w FcHwgzu1vvtfCDDvpU6Cks7lU6yoftQpGv9wnX4yf6HreUTEPNO3e4ZuIsAYfC1Uu5w8BCXc6vB hivIeSo6+I1RTRJ1cSBizDXSOv9xGF1XWw9HsX0hBbZ8oyHC0k8G+lbpbgrXCj+APg== X-Google-Smtp-Source: AGHT+IE/92darp9RSRYQNumGk+P+BoJ3eElhSyaMFH30Cpxz8CP/2zlblPMCvwPhIjoncjLZm+Hybw== X-Received: by 2002:a05:6a20:439e:b0:218:c01:ddce with SMTP id adf61e73a8af0-2188c3b4625mr31533430637.40.1748470711762; Wed, 28 May 2025 15:18:31 -0700 (PDT) Received: from localhost.localdomain ([50.46.184.91]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-747afff71fbsm81015b3a.165.2025.05.28.15.18.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 May 2025 15:18:31 -0700 (PDT) From: Joseph Kogut To: Heiko Stuebner , Rob Herring Cc: Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Steve deRosier , Joseph Kogut Subject: [PATCH v3 2/3] arm64: dts: rockchip: Add rk3588 based Radxa CM5 Date: Wed, 28 May 2025 15:18:22 -0700 Message-ID: <20250528221823.2974653-3-joseph.kogut@gmail.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250528221823.2974653-1-joseph.kogut@gmail.com> References: <174735136138.1544989.11909422896170025756.robh@kernel.org> <20250528221823.2974653-1-joseph.kogut@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add initial support for the Radxa Compute Module 5 (CM5). Specification: - Rockchip RK3588 - Up to 32 GB LPDDR4X - Up to 128 GB eMMC - 1x HDMI TX up to 8k@60 hz - 1x eDP TX up to 4k@60 hz - Gigabit Ethernet PHY Signed-off-by: Joseph Kogut --- .../boot/dts/rockchip/rk3588s-radxa-cm5.dtsi | 156 ++++++++++++++++++ 1 file changed, 156 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3588s-radxa-cm5.dtsi diff --git a/arch/arm64/boot/dts/rockchip/rk3588s-radxa-cm5.dtsi b/arch/arm= 64/boot/dts/rockchip/rk3588s-radxa-cm5.dtsi new file mode 100644 index 000000000000..d7946fe2bb4e --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3588s-radxa-cm5.dtsi @@ -0,0 +1,156 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Joseph Kogut + */ + +/* + * CM5 data sheet + * https://dl.radxa.com/cm5/v2210/radxa_cm5_v2210_schematic.pdf + */ + +#include +#include +#include +#include + +/ { + compatible =3D "radxa,cm5", "rockchip,rk3588s"; + + aliases { + mmc0 =3D &sdmmc; + mmc1 =3D &sdhci; + mmc2 =3D &sdio; + }; + + leds { + compatible =3D "gpio-leds"; + + led_sys: led-0 { + color =3D ; + default-state =3D "on"; + function =3D LED_FUNCTION_HEARTBEAT; + gpios =3D <&gpio4 RK_PB4 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + }; + }; +}; + +&cpu_b0 { + cpu-supply =3D <&vdd_cpu_big0_s0>; +}; + +&cpu_b1 { + cpu-supply =3D <&vdd_cpu_big0_s0>; +}; + +&cpu_b2 { + cpu-supply =3D <&vdd_cpu_big1_s0>; +}; + +&cpu_b3 { + cpu-supply =3D <&vdd_cpu_big1_s0>; +}; + +&cpu_l0 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l1 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l2 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l3 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&gmac1 { + clock_in_out =3D "output"; + phy-handle =3D <&rgmii_phy1>; + phy-mode =3D "rgmii-id"; + phy-supply =3D <&vcc_3v3_s0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&gmac1_miim + &gmac1_tx_bus2 + &gmac1_rx_bus2 + &gmac1_rgmii_clk + &gmac1_rgmii_bus + &gmac1_clkinout>; + status =3D "okay"; +}; + +&gpu { + mali-supply =3D <&vdd_gpu_s0>; + status =3D "okay"; +}; + +&hdmi0 { + status =3D "okay"; +}; + +&i2c0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c0m2_xfer>; + status =3D "okay"; + + vdd_cpu_big0_s0: regulator@42 { + compatible =3D "rockchip,rk8602"; + reg =3D <0x42>; + fcs,suspend-voltage-selector =3D <1>; + regulator-name =3D "vdd_cpu_big0_s0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <1050000>; + regulator-ramp-delay =3D <2300>; + vin-supply =3D <&vcc5v0_sys>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_big1_s0: regulator@43 { + compatible =3D "rockchip,rk8602"; + reg =3D <0x43>; + fcs,suspend-voltage-selector =3D <1>; + regulator-name =3D "vdd_cpu_big1_s0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <1050000>; + regulator-ramp-delay =3D <2300>; + vin-supply =3D <&vcc5v0_sys>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; +}; + +&mdio1 { + rgmii_phy1: phy@1 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x1>; + }; +}; + +&pd_gpu { + domain-supply =3D <&vdd_gpu_s0>; +}; + +&sdhci { + bus-width =3D <8>; + no-sdio; + no-sd; + non-removable; + max-frequency =3D <200000000>; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + mmc-hs200-1_8v; + status =3D "okay"; +}; + --=20 2.49.0 From nobody Thu Dec 18 08:27:23 2025 Received: from mail-pf1-f176.google.com (mail-pf1-f176.google.com [209.85.210.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9EE4C221F2C; Wed, 28 May 2025 22:18:33 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748470715; cv=none; b=dj4CrvwkFkgEmqLTN/C7fhr1MfWOr9ltRId8HENB0XgdMlIVaQK29JNF1SZqWAqA0xQB2w+VxcaXCtTk5ZuIqv9iFVG+vBL1IvD/JUzekfVhOei4fEpgc5OcqTxgD+inDjPaWctjGRP3NKdPCK6VMFTUPublPUD0bB7/gQkS4bQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748470715; c=relaxed/simple; bh=RbScuSpVfXEk9+/RoC5duFG3XbNDR1x76aVCyWslxKw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PagBXj9L1EwhF6QMpLMcd9cA0FXeEIFa0I+USjwYKTdgDw430A8YpX6Iw7IZfyHV/ozDnOBerXB/qzEuYfirPBxcT98V+khpcXpwzt0gJ0yWh7Emu3wje6pCYRNT5cXYd+3XSSK7Dyux6I0+jds9IPxU2W+en/LylfigwJ56NIw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RDQhacS4; arc=none smtp.client-ip=209.85.210.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RDQhacS4" Received: by mail-pf1-f176.google.com with SMTP id d2e1a72fcca58-742c9563fafso179667b3a.0; Wed, 28 May 2025 15:18:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1748470713; x=1749075513; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=5v+xhcQp4zgt/pDzEbPiCm0588iaGlkyqVUnMi6wLf8=; b=RDQhacS4RmfGE58vN2BbDXddKMSYdY++AlFYYcNaPzOCWJNCEMQUEupyXjx+M7yvUX NOMPVYrqelVvIczi5t1Cobjk+zultuzf90zitCvzozjXi3cluR/6BKYBJ3lnHnoehmTx VVK+di6Sqo+8+ooH7/g62ZztZr8QBddRN0Re9G2Jcq8+iDg40S9OYYG8/0Q4v/OtuBKz +0KdNcqgcVU19djmzB0GzKBTr2oOcgoBfRE0mLZ2FeyO1G701w2NL60Mh5lJf1zcPpJ3 HYKzl2wtCQVrltqH0yXTIRfqFkGTlFvBzqKsXVQVP7MLmZY7ouI3k4/LCkoW/Zre+FnQ dOsQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748470713; x=1749075513; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=5v+xhcQp4zgt/pDzEbPiCm0588iaGlkyqVUnMi6wLf8=; b=hbmTwSk30TP3FqzcLGSArKYsFD2/HOdMmTaErOkUqVmO50JtBpBmchWsSDFLXyB7ln HfmN9eE7zr3L3pO1tAlJMERBKLgVMFn4xnXnkS30eTN/z8t/MkwGYW4wwfmL13cgOPae G6mHBfYV0x4WJm6xt71U2DrnEkI8iSY9O295us3eK/jhUnyAOuSsXS9a4bcMksMws9/H FYX8xT1p9qq2E6Rf7+oqYP5VhGDQ5MSycC5h/obaWEPuOIBACKJ96pZUFGWbdRuh1HVm vYcGLpz8yXn8/V+49FSwkPWF+CeaF7pTnrhv7OOQ3a6zvTA6mTTvqlJMIyhWDJ/1mTwY ANsw== X-Forwarded-Encrypted: i=1; AJvYcCWy9Nq09IG9tZUvdjVq5I8uis6S+cRbRJ39nsKa6chsBWGzUO4XzzoJDkiR0UJ1PRRsobwteEcl1BJBgekY@vger.kernel.org, AJvYcCXo9z4TnWgc1D2BuNj7x+pX2HJ6YNlIp2VT/kEXo14egff6u/0RnbqE7zO/7eAHZTaShOukFvql0hSG@vger.kernel.org X-Gm-Message-State: AOJu0Yw5pXb3p2NHT+arNec0pWJ/kTaSCdNR+6zSI9eoTCkXMZY4h3T6 7THdGtdqpG4yikmhjpcuQ5lPwn0kbTiAJD5VvA+lbYJ3OfvpZx39gycsf55u/Vwu X-Gm-Gg: ASbGncv2xegMQJbTFrQknft4bv/fh3WrP1cCD2kvMfIlu5zEZCSIZQIleSlfreS5Zz9 u78x2cnT11hiooQpM56L1u5VeK2M2+vJQ7odlG5NZLrBi/dFkIwhAJoLscFecHYMBvKKYzwYKYg nZO1TO6QDlrFr0XYqnQUMNNyfdBRK4n9ZM38P6O40y1Zue3pLXIlTxFIh4KkevNW2ZDTnImnHiV Qm2P7thZmc96/OeZmmIcNx9lI50JBaOY9aLfEnyEXuL37SaTWPAifCblaD7ezGG1icxewHcFpBd TeSgVWyLchKUroeeLZD4+cutH6iWyN3YYTOtLTvoKZrwxuUSqK+IJbSu3EG5+w93hG9owVDbjV7 p X-Google-Smtp-Source: AGHT+IHkTlTWtnYa/uWnov55cN6EcHZ9OnQvTb6pM3YLCoXqWvW3qaIJDKGwgqg+Q3AG1jGBTOhL/Q== X-Received: by 2002:a05:6a00:1741:b0:742:da7c:3f27 with SMTP id d2e1a72fcca58-746a20a78efmr5721787b3a.0.1748470712751; Wed, 28 May 2025 15:18:32 -0700 (PDT) Received: from localhost.localdomain ([50.46.184.91]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-747afff71fbsm81015b3a.165.2025.05.28.15.18.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 May 2025 15:18:32 -0700 (PDT) From: Joseph Kogut To: Heiko Stuebner , Rob Herring Cc: Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Steve deRosier , Joseph Kogut Subject: [PATCH v3 3/3] arm64: dts: rockchip: Add support for CM5 IO carrier Date: Wed, 28 May 2025 15:18:23 -0700 Message-ID: <20250528221823.2974653-4-joseph.kogut@gmail.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250528221823.2974653-1-joseph.kogut@gmail.com> References: <174735136138.1544989.11909422896170025756.robh@kernel.org> <20250528221823.2974653-1-joseph.kogut@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Specification: - 1x HDMI - 2x MIPI DSI - 2x MIPI CSI - 1x eDP - 1x M.2 E key - 1x USB 3.0 Host - 1x USB 3.0 OTG - 2x USB 2.0 Host - Headphone jack w/ microphone - Gigabit Ethernet w/ PoE - microSD slot - 40-pin expansion header - 12V DC Signed-off-by: Joseph Kogut --- arch/arm64/boot/dts/rockchip/Makefile | 1 + .../dts/rockchip/rk3588s-radxa-cm5-io.dts | 454 ++++++++++++++++++ 2 files changed, 455 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3588s-radxa-cm5-io.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/ro= ckchip/Makefile index 3e8771ef69ba..bc09420cacde 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -177,6 +177,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588s-nanopi-r6c.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588s-odroid-m2.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588s-orangepi-5.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588s-orangepi-5b.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588s-radxa-cm5-io.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588s-rock-5a.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3588s-rock-5c.dtb =20 diff --git a/arch/arm64/boot/dts/rockchip/rk3588s-radxa-cm5-io.dts b/arch/a= rm64/boot/dts/rockchip/rk3588s-radxa-cm5-io.dts new file mode 100644 index 000000000000..28d74e390a3c --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3588s-radxa-cm5-io.dts @@ -0,0 +1,454 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Joseph Kogut + */ + +/* + * CM5 IO board data sheet + * https://dl.radxa.com/cm5/v2200/radxa_cm5_io_v2200_schematic.pdf + */ + +/dts-v1/; +#include "rk3588s.dtsi" +#include "rk3588s-radxa-cm5.dtsi" + +/ { + model =3D "Radxa Compute Module 5 (CM5) IO Board"; + compatible =3D "radxa,cm5-io", "radxa,cm5", "rockchip,rk3588s"; + + chosen { + stdout-path =3D "serial2:1500000n8"; + }; + + hdmi-con { + compatible =3D "hdmi-connector"; + type =3D "a"; + + port { + hdmi_con_in: endpoint { + remote-endpoint =3D <&hdmi0_out_con>; + }; + }; + }; + + vcc12v_dcin: regulator-12v0-vcc-dcin { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc12v_dcin"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <12000000>; + regulator-max-microvolt =3D <12000000>; + }; + + vcc5v0_host: vcc5v0-host-regulator { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc5v0_host"; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + enable-active-high; + gpio =3D <&gpio1 RK_PA0 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vcc5v0_host_en>; + vin-supply =3D <&vcc5v0_sys>; + }; + + vcc5v0_sys: regulator-5v0-sys { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc5v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc12v_dcin>; + }; + + vbus5v0_typec: vbus5v0-typec { + compatible =3D "regulator-fixed"; + regulator-name =3D "vbus5v0_typec"; + gpio =3D <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&vbus5v0_typec_en>; + enable-active-high; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc5v0_sys>; + }; + + vcc3v3_pcie: regulator-3v3-vcc-pcie { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc3v3_pcie2x1l0"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + enable-active-high; + regulator-boot-on; + regulator-always-on; + gpios =3D <&gpio1 RK_PD3 GPIO_ACTIVE_HIGH>; + startup-delay-us =3D <50000>; + vin-supply =3D <&vcc5v0_sys>; + }; + + vcc_3v3_s0: pldo-reg4 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_3v3_s0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-ramp-delay =3D <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; +}; + +&combphy0_ps { + status =3D "okay"; +}; + +&combphy2_psu { + status =3D "okay"; +}; + +&hdmi0_in { + hdmi0_in_vp0: endpoint { + remote-endpoint =3D <&vp0_out_hdmi0>; + }; +}; + +&hdmi0_out { + hdmi0_out_con: endpoint { + remote-endpoint =3D <&hdmi_con_in>; + }; +}; + +&hdptxphy0 { + status =3D "okay"; +}; + +&i2c6 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c6m3_xfer>; + status =3D "okay"; + + fusb302: usb-typec@22 { + compatible =3D "fcs,fusb302"; + reg =3D <0x22>; + interrupt-parent =3D <&gpio0>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usbc0_int>; + vbus-supply =3D <&vbus5v0_typec>; + + connector { + compatible =3D "usb-c-connector"; + data-role =3D "dual"; + label =3D "USB-C"; + power-role =3D "dual"; + try-power-role =3D "source"; + source-pdos =3D ; + sink-pdos =3D ; + op-sink-microwatt =3D <1000000>; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + usbc0_orientation_switch: endpoint { + remote-endpoint =3D <&usbdp_phy0_orientation_switch>; + }; + }; + + port@1 { + reg =3D <1>; + usbc0_role_switch: endpoint { + remote-endpoint =3D <&usb_host0_xhci_role_switch>; + }; + }; + + port@2 { + reg =3D <2>; + usbc0_dp_altmode_mux: endpoint { + remote-endpoint =3D <&usbdp_phy0_dp_altmode_mux>; + }; + }; + }; + }; + }; +}; + +&pcie2x1l2 { + reset-gpios =3D <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply =3D <&vcc3v3_pcie>; + status =3D "okay"; +}; + +&pinctrl { + fusb302 { + vbus5v0_typec_en: vbus5v0-typec-en { + rockchip,pins =3D <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + usbc0_int: usbc0-int { + rockchip,pins =3D <0 RK_PC4 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + usb { + vcc5v0_host_en: vcc5v0-host-en { + rockchip,pins =3D <1 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; +}; + +&sdhci { + status =3D "okay"; +}; + +&sdmmc { + bus-width =3D <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + disable-wp; + max-frequency =3D <200000000>; + no-sdio; + no-mmc; + sd-uhs-sdr104; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sdmmc_bus4 &sdmmc_clk &sdmmc_cmd &sdmmc_det>; + vmmc-supply =3D <&vcc_3v3_s3>; + vqmmc-supply =3D <&vccio_sd_s0>; + status =3D "okay"; +}; + +&spi2 { + assigned-clocks =3D <&cru CLK_SPI2>; + assigned-clock-rates =3D <200000000>; + num-cs =3D <1>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&spi2m2_cs0 &spi2m2_pins>; + status =3D "okay"; + + pmic@0 { + compatible =3D "rockchip,rk806"; + reg =3D <0x0>; + interrupt-parent =3D <&gpio0>; + interrupts =3D <7 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pmic_pins>, <&rk806_dvs1_null>, + <&rk806_dvs2_null>, <&rk806_dvs3_null>; + spi-max-frequency =3D <1000000>; + system-power-controller; + + vcc1-supply =3D <&vcc5v0_sys>; + vcc2-supply =3D <&vcc5v0_sys>; + vcc3-supply =3D <&vcc5v0_sys>; + vcc4-supply =3D <&vcc5v0_sys>; + vcc5-supply =3D <&vcc5v0_sys>; + vcc6-supply =3D <&vcc5v0_sys>; + vcc7-supply =3D <&vcc5v0_sys>; + vcc8-supply =3D <&vcc5v0_sys>; + vcc9-supply =3D <&vcc5v0_sys>; + vcc10-supply =3D <&vcc5v0_sys>; + vcc11-supply =3D <&vcc_2v0_pldo_s3>; + vcc12-supply =3D <&vcc5v0_sys>; + vcc13-supply =3D <&vdd2_ddr_s3>; + vcc14-supply =3D <&vdd2_ddr_s3>; + vcca-supply =3D <&vcc5v0_sys>; + + gpio-controller; + #gpio-cells =3D <2>; + + rk806_dvs1_null: dvs1-null-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun0"; + }; + + rk806_dvs2_null: dvs2-null-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun0"; + }; + + rk806_dvs3_null: dvs3-null-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun0"; + }; + + regulators { + vdd_gpu_s0: dcdc-reg1 { + regulator-name =3D "vdd_gpu_s0"; + regulator-boot-on; + regulator-enable-ramp-delay =3D <400>; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_lit_s0: dcdc-reg2 { + regulator-name =3D "vdd_cpu_lit_s0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd_s0: pldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vccio_sd_s0"; + + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd2_ddr_s3: dcdc-reg6 { + regulator-name =3D "vdd2_ddr_s3"; + regulator-always-on; + regulator-boot-on; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_2v0_pldo_s3: dcdc-reg7 { + regulator-name =3D "vdd_2v0_pldo_s3"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <2000000>; + regulator-max-microvolt =3D <2000000>; + regulator-ramp-delay =3D <12500>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <2000000>; + }; + }; + + vcc_3v3_s3: dcdc-reg8 { + regulator-name =3D "vcc_3v3_s3"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + }; + }; +}; + +&u2phy0 { + status =3D "okay"; +}; + +&u2phy0_otg { + status =3D "okay"; +}; + +&u2phy2 { + status =3D "okay"; +}; + +&u2phy2_host { + status =3D "okay"; +}; + +&u2phy3 { + status =3D "okay"; +}; + +&u2phy3_host { + status =3D "okay"; +}; + +&uart2 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&uart2m0_xfer>; + status =3D "okay"; +}; + +&usb_host0_ehci { + status =3D "okay"; +}; + +&usb_host0_ohci { + status =3D "okay"; +}; + +&usb_host0_xhci { + dr_mode =3D "otg"; + usb-role-switch; + status =3D "okay"; + + port { + usb_host0_xhci_role_switch: endpoint { + remote-endpoint =3D <&usbc0_role_switch>; + }; + }; +}; + +&usb_host1_ehci { + status =3D "okay"; +}; + +&usb_host1_ohci { + status =3D "okay"; +}; + +&usbdp_phy0 { + mode-switch; + orientation-switch; + sbu1-dc-gpios =3D <&gpio3 RK_PC4 GPIO_ACTIVE_HIGH>; + sbu2-dc-gpios =3D <&gpio3 RK_PD4 GPIO_ACTIVE_HIGH>; + status =3D "okay"; + + port { + #address-cells =3D <1>; + #size-cells =3D <0>; + + usbdp_phy0_orientation_switch: endpoint@0 { + reg =3D <0>; + remote-endpoint =3D <&usbc0_orientation_switch>; + }; + + usbdp_phy0_dp_altmode_mux: endpoint@1 { + reg =3D <1>; + remote-endpoint =3D <&usbc0_dp_altmode_mux>; + }; + }; +}; + +&vop { + status =3D "okay"; +}; + +&vop_mmu { + status =3D "okay"; +}; + +&vp0 { + vp0_out_hdmi0: endpoint@ROCKCHIP_VOP2_EP_HDMI0 { + reg =3D ; + remote-endpoint =3D <&hdmi0_in_vp0>; + }; +}; --=20 2.49.0