From nobody Wed Feb 11 13:28:09 2026 Received: from mail-ej1-f47.google.com (mail-ej1-f47.google.com [209.85.218.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D992E283FD6 for ; Wed, 28 May 2025 12:13:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748434395; cv=none; b=lM1V+ZJa8jGOz8ji8VzWY38V4BCzk2PumHx8NGGiBw2rdFPzw++YOAex+96EKz6OrZg/Z5yIRYD2kh9ypdQIGJ2dRB/9t5SzTGd+ZvDrfGEtGYjr9xtx9IUHgF4926//mUA9ql5czRDUbFlYUctlyea6ZIOhWTKdO3kQwpkYriU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748434395; c=relaxed/simple; bh=he1Gp78HNEoR5dXor3HYkfWA+6sfD6S8tC2nJSPOYPE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=k9EiwnuYb156XkAq+AZL+CuwuwaGMw7LQFiY/sQOC2ujKGhgXb2WjlsqQz+wAGwNqtHxVnla4mGNTbwYnKNNaYE3bYojQ0YDI9mTLg+uqUoiI5sqLh+GQAFhBEZ78EeRktQPdqMCgFdO8Ty5IRdOjJdizDN81Mv28dl4BbHH5FM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=GP/kvzsO; arc=none smtp.client-ip=209.85.218.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="GP/kvzsO" Received: by mail-ej1-f47.google.com with SMTP id a640c23a62f3a-ad1b94382b8so753473466b.0 for ; Wed, 28 May 2025 05:13:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748434392; x=1749039192; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=LbcaZGbt/aOu/lBCcUk69RNM6cMf8NN5vQOyyRIAIOw=; b=GP/kvzsOWsWrSkatpeaochMlVx0W79eb40Dzcjd7GHi0aDEwS3Df6y3rnD9WBZEl6f uj3bN3eDWOVLzptqClRcoReo4baK2LLsLcDwuWHTRKzQixedonnOiKal9lO1+hHuAnbN 6e40hVs7NV+NyjtqaKNo/N0LenSrIrO4j2wLs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748434392; x=1749039192; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=LbcaZGbt/aOu/lBCcUk69RNM6cMf8NN5vQOyyRIAIOw=; b=pDohEjC6ikW5ZNq4ly8jsE2PpofZwmTBaF1VCMe1O3P1y0nBJXaZuNYmtJetbkUfu2 cyQJahZm6bkern+TXbR5+f5a0YW3KD5gbE2dzxq3i3/WTUrUgpMmNFBz/dmwdQeIWz/d CKWpSyTbjD9oSMCE/eXDZGMiCdlA5E5z/m5sszy7RKR/Cdq4qeta4kr33AVF3yZ3xeC4 LuIvNS+pOmcmnzT2rAHNf7X8eJRAY4OS1BzcFK7UompYkq63lmQJ/HmwflCnoLaflxNB ycGaxqzaZRBG1CZ0xa14kP1avvPtf5OhxQ2H0ascWf/ZnDBR+g+dgg4o5QItul8JaksO t/Hw== X-Gm-Message-State: AOJu0Yysc/YsgmOYLHrtQXd2ZGdawuvECR63RHu/YbryE9YwUck8daHg FaaDH+BvrSbKXRQDKTricTEt1GxEVgESWNLaVy0Zcnu8UnBCwKYmQJTOc+oS99dQTys7dkDACM8 hXirD X-Gm-Gg: ASbGncuniZQxIP5sNzVhItz2rq8v23A/RwZ5II6SgQsTrvPy/XdxSmCqeP3eVTcg6zq Dt4BYxhSyRJ3GjHwqvX450h/Qop9qFdH0ZnepHWCSblxhKqIN9PGJ3McYMyDDJS9Hpad7QUQ4i8 dozsN8+YBMWRzH6CF/5d8IVpedBp2x8xghiH7n3dO97kd5y22BbQes/g7lWvcBlBj1jiTwhydaq ou/85RUoleoiUh54ABkJ4Xkqu3TB0YRnAtrZAnrOnQjTgYblWE8GIFFBJT9b2aTW2h56BjhapD5 TBW5U2aong3fK6y/Af0KKNpW35fLsTrH2bpB3+ut3oqAN3+VDP3vYTEnKG0WQ485lRNymdOKm0j Qh8qh1KKvA0ud X-Google-Smtp-Source: AGHT+IH9dXEwPMbdH9wy3rWwV7hw5jvz1DJDb7y8RMmtXntuIkZHQwYgbcjzUf91UXx0NsuCLx/ImQ== X-Received: by 2002:a17:907:2d0e:b0:ad8:89c7:2735 with SMTP id a640c23a62f3a-ad889c72964mr703027166b.58.1748434391971; Wed, 28 May 2025 05:13:11 -0700 (PDT) Received: from localhost.localdomain ([2001:b07:6474:ebbf:5631:61bf:398a:c492]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ad8a1b5b8afsm98523266b.170.2025.05.28.05.13.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 May 2025 05:13:11 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Lee Jones , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 1/4] dt-bindings: mfd: convert mxs-lradc bindings to json-schema Date: Wed, 28 May 2025 14:11:38 +0200 Message-ID: <20250528121306.1464830-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250528121306.1464830-1-dario.binacchi@amarulasolutions.com> References: <20250528121306.1464830-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Convert the Freescale MXS Low-Resoulution ADC (LRADC) device tree binding documentation to json-schema. The clocks and #io-channel-cells properties have also been added; They are present in the respective SoC DTSI files but were missing from the old mxs-lradc.txt file. Signed-off-by: Dario Binacchi Reviewed-by: Conor Dooley --- (no changes since v1) .../devicetree/bindings/mfd/mxs-lradc.txt | 45 -------- .../devicetree/bindings/mfd/mxs-lradc.yaml | 106 ++++++++++++++++++ 2 files changed, 106 insertions(+), 45 deletions(-) delete mode 100644 Documentation/devicetree/bindings/mfd/mxs-lradc.txt create mode 100644 Documentation/devicetree/bindings/mfd/mxs-lradc.yaml diff --git a/Documentation/devicetree/bindings/mfd/mxs-lradc.txt b/Document= ation/devicetree/bindings/mfd/mxs-lradc.txt deleted file mode 100644 index 755cbef0647d..000000000000 --- a/Documentation/devicetree/bindings/mfd/mxs-lradc.txt +++ /dev/null @@ -1,45 +0,0 @@ -* Freescale MXS LRADC device driver - -Required properties: -- compatible: Should be "fsl,imx23-lradc" for i.MX23 SoC and "fsl,imx28-lr= adc" - for i.MX28 SoC -- reg: Address and length of the register set for the device -- interrupts: Should contain the LRADC interrupts - -Optional properties: -- fsl,lradc-touchscreen-wires: Number of wires used to connect the touchsc= reen - to LRADC. Valid value is either 4 or 5. If = this - property is not present, then the touchscre= en is - disabled. 5 wires is valid for i.MX28 SoC o= nly. -- fsl,ave-ctrl: number of samples per direction to calculate an average va= lue. - Allowed value is 1 ... 32, default is 4 -- fsl,ave-delay: delay between consecutive samples. Allowed value is - 2 ... 2048. It is used if 'fsl,ave-ctrl' > 1, counts at - 2 kHz and its default is 2 (=3D 1 ms) -- fsl,settling: delay between plate switch to next sample. Allowed value is - 1 ... 2047. It counts at 2 kHz and its default is - 10 (=3D 5 ms) - -Example for i.MX23 SoC: - - lradc@80050000 { - compatible =3D "fsl,imx23-lradc"; - reg =3D <0x80050000 0x2000>; - interrupts =3D <36 37 38 39 40 41 42 43 44>; - fsl,lradc-touchscreen-wires =3D <4>; - fsl,ave-ctrl =3D <4>; - fsl,ave-delay =3D <2>; - fsl,settling =3D <10>; - }; - -Example for i.MX28 SoC: - - lradc@80050000 { - compatible =3D "fsl,imx28-lradc"; - reg =3D <0x80050000 0x2000>; - interrupts =3D <10 14 15 16 17 18 19 20 21 22 23 24 25>; - fsl,lradc-touchscreen-wires =3D <5>; - fsl,ave-ctrl =3D <4>; - fsl,ave-delay =3D <2>; - fsl,settling =3D <10>; - }; diff --git a/Documentation/devicetree/bindings/mfd/mxs-lradc.yaml b/Documen= tation/devicetree/bindings/mfd/mxs-lradc.yaml new file mode 100644 index 000000000000..90391b02c715 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/mxs-lradc.yaml @@ -0,0 +1,106 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/mxs-lradc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale MXS Low-Resoulution ADC (LRADC) + +maintainers: + - Dario Binacchi + +description: | + The LRADC provides 16 physical channels of 12-bit resolution + for analog-to-digital conversion and includes an integrated + 4-wire/5-wire touchscreen controller. + +properties: + compatible: + items: + - enum: + - fsl,imx23-lradc + - fsl,imx28-lradc + + reg: + maxItems: 1 + + clocks: + minItems: 1 + + interrupts: + minItems: 9 + maxItems: 13 + + fsl,lradc-touchscreen-wires: + $ref: /schemas/types.yaml#/definitions/uint32 + description: | + Number of wires used to connect the touchscreen to LRADC. + If this property is not present, then the touchscreen is disabled. + + fsl,ave-ctrl: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 1 + maximum: 32 + default: 4 + description: | + Number of samples per direction to calculate an average value. + + fsl,ave-delay: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 2 + maximum: 2048 + default: 2 + description: | + Delay between consecutive samples. + It is used if 'fsl,ave-ctrl' > 1, counts at 2 kHz and its + default value (i. e. 2) is 1 ms. + + fsl,settling: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 1 + maximum: 2047 + default: 10 + description: | + Delay between plate switch to next sample. + It counts at 2 kHz and its default (i. e. 10) is 5 ms. + + "#io-channel-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - interrupts + +if: + properties: + compatible: + contains: + enum: + - fsl,imx23-lradc +then: + properties: + fsl,lradc-touchscreen-wires: + const: 4 +else: + properties: + fsl,lradc-touchscreen-wires: + enum: [4, 5] + +additionalProperties: false + +examples: + - | + lradc@80050000 { + compatible =3D "fsl,imx23-lradc"; + reg =3D <0x80050000 0x2000>; + interrupts =3D <36>, <37>, <38>, <39>, <40>, + <41>, <42>, <43>, <44>; + clocks =3D <&clks 26>; + #io-channel-cells =3D <1>; + fsl,lradc-touchscreen-wires =3D <4>; + fsl,ave-ctrl =3D <4>; + fsl,ave-delay =3D <2>; + fsl,settling =3D <10>; + }; --=20 2.43.0 From nobody Wed Feb 11 13:28:09 2026 Received: from mail-ed1-f48.google.com (mail-ed1-f48.google.com [209.85.208.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1B8E0284672 for ; Wed, 28 May 2025 12:13:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748434397; cv=none; b=rAlusd0njHwNxTrd8FJNvSE51BVmLrqD1IptG3ebkkYDKOlTYJQLGpfRmrwoYMcrojQc/vKgdoHm05lJyQVsjemKJdk8VBLEgS+0Mk+k8s9XhDZZodsHHgTk9G3LvDB15Ry9zxdA+AzH3qqGjRGPqYniniM+3XiE9hSIueXGxpU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748434397; c=relaxed/simple; bh=rl1DYff208utY7B4albm0ztL9bncdC6Wfr37/QGcCvI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ie8zRUx/Q31PUvDZBjNWAUw6/GHsBlo2WjmqkCQYiP8GFJ0HQdB8vNlNWorMaRVy34ghk5bOPdHYRDqgYjNDrsd4E31UNXwEw5MPlXBL9RbCtYCgXEvzfczEMrwcnIsMRwr9rk1upvxsAIO5yfdTerB53KdINU9QNq5Nh1KBuxY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=DrMQ029l; arc=none smtp.client-ip=209.85.208.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="DrMQ029l" Received: by mail-ed1-f48.google.com with SMTP id 4fb4d7f45d1cf-604533a2f62so7000351a12.3 for ; Wed, 28 May 2025 05:13:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748434394; x=1749039194; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/UmkYBDuhm77tmexgekeXNedIehqsLYbAaP26M4i/3g=; b=DrMQ029l38hUFTUKHAluVoZKHVwmuEKbH/IDnZ3VBA3CjGDw+2WnJIp0RbP36K+WTJ SLPRQ3UsHhH/dLSuXtD1rIb2TpNLRTQ+p5oPk8Cj8O8OrUk5L4Nq82f4UL0TjO79pYAT mLR9TkXI+UacG2njhmEmoju4lS32tb8VlK5+E= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748434394; x=1749039194; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/UmkYBDuhm77tmexgekeXNedIehqsLYbAaP26M4i/3g=; b=tWc/npxXWvFu55wGanCOzOGue3abPZqs3F/6Jdb/opHJkt/eJsYEiYTuY/Ab2DmZGJ sZew8nn+SKrIHHCmEv8YQXVH/Ri2SRP2HstCltNuOv+Tr8EXkL2SyyctjNxqMbYx6btG gK/EryHL3RhBOpvuYjnTHy4cwpAwPm7uaZRZydEx4vOSewFHYJuDgMCj0DrED34k3pM/ kJZ/QGMRuVG2mcQYz06Rynz0P93CxHLU5Ou73zzEEWLA61AuT851qR+23HFw59xVL1tQ 5TW3wz7ErNYBwd6obprykkpRA8jQ9Q9fQN/2H2OkQoyjPXd+KjlxyRnHMWMDJ477/xjD mfTg== X-Gm-Message-State: AOJu0YwaSGjkVbX0EepZ4DS7qRlwv51HwGmbyHqIOfOh9653XUbRKxAE xqFEsjIzGqCRS5F4HR6LWtAIZFOMlmhOJn6xijBUOwN7XoAROvT+XO6mSRGYyo24RYuVCUMy8mt 9UOlS X-Gm-Gg: ASbGncs+mgfmSxKlFKI2JMO1Poi3NjWmQI+/CVPZWr4VAxjs0e5c8T/YBIPZ4qvWmnC fGgN4tWV4XbTHrmdOyqOwIQT/HOUCtVmndyfIcw8BTmf1PIzd5aihW8UnTkzc9Izx9GczjsGyqh e+0y5dPt+ZQPrjL3m64Gxh+u7tEAaAv5aH/ZCmDls/HW9OvtT/5gp1qzLLwf6ksUBod0ledliGg MOX7+vt5zs0Enpj6mWsLcreKZqvM6dDwWNbUcNp/Bl4PD7PUXtz3cHopfefYa67fOCKueT4XV+2 blBHMS/o/GL7xoYkt5UOEbDAP8DUBtFXSArQddXcBskyTz6vlCpOC2Gq/i7OTZj236APwu2Jaof EQ2c/FIDKjOFU X-Google-Smtp-Source: AGHT+IGX/l3aYv50yZQiAwumavns5Baq8oSOepnjn19OavmavGdcIsWU1pqdCC9aSgoKvq+TMQezmg== X-Received: by 2002:a17:906:f58b:b0:ad5:557b:c369 with SMTP id a640c23a62f3a-ad85b1c2be8mr1532953166b.33.1748434394098; Wed, 28 May 2025 05:13:14 -0700 (PDT) Received: from localhost.localdomain ([2001:b07:6474:ebbf:5631:61bf:398a:c492]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ad8a1b5b8afsm98523266b.170.2025.05.28.05.13.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 May 2025 05:13:13 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 2/4] ARM: dts: imx28: add pwm7 muxing options Date: Wed, 28 May 2025 14:11:39 +0200 Message-ID: <20250528121306.1464830-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250528121306.1464830-1-dario.binacchi@amarulasolutions.com> References: <20250528121306.1464830-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Signed-off-by: Dario Binacchi --- (no changes since v1) arch/arm/boot/dts/nxp/mxs/imx28.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm/boot/dts/nxp/mxs/imx28.dtsi b/arch/arm/boot/dts/nxp/m= xs/imx28.dtsi index bbea8b77386f..ece46d0e7c7f 100644 --- a/arch/arm/boot/dts/nxp/mxs/imx28.dtsi +++ b/arch/arm/boot/dts/nxp/mxs/imx28.dtsi @@ -755,6 +755,16 @@ MX28_PAD_PWM4__PWM_4 fsl,pull-up =3D ; }; =20 + pwm7_pins_a: pwm7@0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_SAIF1_SDATA0__PWM_7 + >; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + lcdif_24bit_pins_a: lcdif-24bit@0 { reg =3D <0>; fsl,pinmux-ids =3D < --=20 2.43.0 From nobody Wed Feb 11 13:28:09 2026 Received: from mail-ej1-f50.google.com (mail-ej1-f50.google.com [209.85.218.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 871F6283FC5 for ; Wed, 28 May 2025 12:13:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748434399; cv=none; b=tNRx1+gb33vwcVzQ3zyVGiUh/PxwCRSmlXwCXIeHPSeEy1eEpMdU/S+oLdLD/HRJiUSKKt6L0uRV1xkDbpxanjeMt3FM41+chUPIznpWaRW0LMVBz+6XNGHewx0TmzzNiHp0Dk8L2WCmJwZ8bGS5YEdpSYBzdXCpOKEaGEKuMNg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748434399; c=relaxed/simple; bh=tFUwK8osdkR3kQ55LeHDS1pqM9vMk8mtJ3mieIzJofQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=F/KH6H6ek8tKji4QJo+j9N82tR9LQXjGOWXN+YRzObh9iA3UYK8WNaees7rIieaeFAwWwsawa+VmLMoadXZ9fDcfojN4YMMyt4IjMoDMjmYyzyiIMj2xkJSGekrithfguTRBB9ioHH++GIOtzlOGEiZL90bRcg2hMmsFTAuNZOo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=YBC9dg2b; arc=none smtp.client-ip=209.85.218.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="YBC9dg2b" Received: by mail-ej1-f50.google.com with SMTP id a640c23a62f3a-ad56829fabdso621068466b.1 for ; Wed, 28 May 2025 05:13:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748434396; x=1749039196; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fw04JnK5IoPkplJtwQfPjdHnamcMU8mHDxupSjYcvsA=; b=YBC9dg2bcCszhzdtTvqQ/drltrxRefW2gHFvM0UTTA0U6GqsBvWfb0JhDKu8mYcPDD ogkQS23hhXcgjtYvOfh/g7hepxYdsU8kHlJktSeL1Cs69b4iaIBF1o13UjX48Yqts072 24QO4xpQF6saX9SX0ApzurGz1rFnRi86xO9PA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748434396; x=1749039196; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fw04JnK5IoPkplJtwQfPjdHnamcMU8mHDxupSjYcvsA=; b=sVPUHIz3XJl2n0/UKm+0FqzPfAnij6FkWND1lF6Nb5oRG+k1HDrezrRHtHARDUAaKP ztWAmc3jIaBVheAd8ohd0zqHynVmoTLOD9b0j58AtDNahI2HSHH0UiZQqMGwNMNp+/Nm ruEes/UEmCVMxmp3eIEOtLVpZNXcazBa193LDvmAT96tagpsqAkSYP9fpdyfN9NKmOXF Td3sYYazkZ0ZLWL7Whvc1pi1dArAH48IzLzWk9Ev2b+3YOvsWbW+C9cMq4h8/wqaZZ4L nIzAHLC7v82sZrfKHwlRt/3EOa7vkaySV1dcTWORrKohf19qKfdx619uGku+pvXXYXMg k9aw== X-Gm-Message-State: AOJu0Yy3s1HXsI5+DxQfwht+OSvaupPehrhGr8T4fj7pdVO2t2h6Li9c Z2J0omXVpwfyUv9kb0Q6pdp42dXdvwidINRwJwVfelIdTDeKBAUe+RUV4pccrlL791Lr4S8S2MG jkByy X-Gm-Gg: ASbGncvhvErvOHL1UztXSC88Kc2Tckuchb77f6sJaTQLMfrevprTLWcgTTf1jGbzWOF khthm07psl3yzrftan3MswkYu8FkOXM2IZAO75HN9VN3+4o9De5mUPfbd2tvFJ3GKjL0LPEcIuD ftuTVFlw6wa0GXcQObJmGXmGSBegNlOMBYLjUve2NiPspkd1nM2xzkuoMvF+DxJpcaEXPV2ItJr 9PtyxaSF884kab3Cr3b4K/VZjxLfG0aELUXGFTBjin59rQADV8C4u7Xog1Wogc4OXh2Ufmsldry ytHAu62oV845hmFKdgvERNCGgFZ4d2QaXZcgQXWJZVHDCquMtU+mBvCWLPfY5L0LBNtYdHoMwTZ iGr9qKJiDqMul X-Google-Smtp-Source: AGHT+IHjHVf7EnkMIgSIuPbunpDiuFLD53MNNfAy8UL/f57+DzwfftpdTMBZSEsbPUhVtUknM6NWKw== X-Received: by 2002:a17:907:d716:b0:ad5:6b8a:a0a6 with SMTP id a640c23a62f3a-ad85b319ab8mr1649803866b.58.1748434395702; Wed, 28 May 2025 05:13:15 -0700 (PDT) Received: from localhost.localdomain ([2001:b07:6474:ebbf:5631:61bf:398a:c492]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ad8a1b5b8afsm98523266b.170.2025.05.28.05.13.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 May 2025 05:13:15 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Alexander Stein , Conor Dooley , Fabio Estevam , Francesco Dolcini , Frank Li , Frieder Schrempf , Heiko Schocher , Krzysztof Kozlowski , Marek Vasut , Max Merchel , Michael Walle , Peng Fan , Rob Herring , Shawn Guo , Tim Harvey , devicetree@vger.kernel.org Subject: [PATCH v2 3/4] dt-bindings: arm: fsl: add i.MX28 Amarula rmm board Date: Wed, 28 May 2025 14:11:40 +0200 Message-ID: <20250528121306.1464830-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250528121306.1464830-1-dario.binacchi@amarulasolutions.com> References: <20250528121306.1464830-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The board includes the following resources: - 256 Mbytes NAND Flash - 128 Mbytes DRAM DDR2 - CAN - USB 2.0 high-speed/full-speed - Ethernet MAC Signed-off-by: Dario Binacchi Acked-by: Conor Dooley --- (no changes since v1) Documentation/devicetree/bindings/arm/fsl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index 1b90870958a2..b67f0e71e4c8 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -89,6 +89,7 @@ properties: - description: i.MX28 based Boards items: - enum: + - amarula,imx28-rmm - armadeus,imx28-apf28 # APF28 SoM - bluegiga,apx4devkit # Bluegiga APx4 SoM on dev board - crystalfontz,cfa10036 # Crystalfontz CFA-10036 SoM --=20 2.43.0 From nobody Wed Feb 11 13:28:09 2026 Received: from mail-ej1-f49.google.com (mail-ej1-f49.google.com [209.85.218.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 21084284B58 for ; Wed, 28 May 2025 12:13:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748434401; cv=none; b=bEJ2HVw8oC9+x+coXGpKLlkSvIghcs5z5u4Se+WAhRIivIggANarG4tHZB7OvqsNONr1s3xgFi+tJC326sIbUDcrv0WSndkg8NliuLkfmOEMoua43hO0i2VN9WRE+QebzO35IWe++COEsmY+sTK9V/1ZeoRvtk7YaAn1FSKZ/6w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748434401; c=relaxed/simple; bh=Q3lyI9WsMidbPD9uxgzU0jaVtcUgldsRYwSSbWSavUI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=bQpKsqDHGT3eVD0vYuhHiebQlcI4V9yKNsiYKP9uz0ACpFneXvFY5DFgxnBQMvbPDDyTOD0TbIaIQr1uNkTgxQKFqIClZ6w/hhbS+9UHuicm2CqsTSdzuMVLlk42ggFEgZgWiknfC5cxPMfOvpg+0N7pp5TdxpQAU3diY+T5V8M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=PNr0KU7A; arc=none smtp.client-ip=209.85.218.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="PNr0KU7A" Received: by mail-ej1-f49.google.com with SMTP id a640c23a62f3a-ad69e4f2100so662336266b.2 for ; Wed, 28 May 2025 05:13:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1748434397; x=1749039197; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=FfuobaUaTEUuZPHmMbgisJNlWFcN0hT6baU1uq34nHo=; b=PNr0KU7Av9BMGyi+d0NckxZVUsM9kH8ZxswTVLJe+lzLJppyuFgSLyGtNRsAEOKWE5 QbXMN3KlCHfd9b0CMz1bDHgQ/pdoFudLo0uZQxxzu+kNWFERg5KUdVHleFyWcHt7gK4X zGx6uzm98TC2d4Ti/QrL6P/jlxuZ3ytoPoZlQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748434397; x=1749039197; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=FfuobaUaTEUuZPHmMbgisJNlWFcN0hT6baU1uq34nHo=; b=YzmTzWQdoT2maqCdBnThWewVxGoXMQbbaO3XCDkQYBFLYPGj7RI7HKNCFKedRw6jVy gHcpjxOeEwFPrdymuXIpry4mQDsaIAZt0Xv7w+jUce2/8q12ldXPwyTh9T5ZBZhN/sm5 qKW5pgfer+981l+WHV4mFagVobKbHzTXGh4rZvUW4AvmyiqCD6fjf+1hHzgkNnBNhDLE wK2VhUdzmPWV62J1FwNxIqv4+4Rs8oIzvvioTeywq1OE0htXBT3db1Aq3pIAvN/Zl5dX 8ukUq2Ox7Yz1mHezWxgJ70OInLcvUQ/D4cb6MpWSsRXeKZJ0OxPLUv4jG2jKGjGoalgy BHvQ== X-Gm-Message-State: AOJu0YzcNVduN+aRNLwC52fZk4aN81X2fGyxLfnPs20SdCRiOHBLtUHG Du9mZgXNDktQf+FsXQDc8P75FUxIBAtg4nt+pT4qeFSJvR+iN9x27Tlr4LZXz6l7uEr4P3l9w74 kw8KM X-Gm-Gg: ASbGnctqIsGv8XI8aLCoHX/TWMhD1qByPNItm8P+IOL+SoQjIO60fT6AFdIlriM1G1n QpSftijYOT18Y3Rxz+3HqsciH3jQRstERARQdSsQw0qtsedCZ2yVE2OxATdRbR/+NzjUeGo8x8l I5TFLgoGEvJyqHA9CohBNPVYY0IW6UpcNmCpbByuGxo2RvLZCTS+xc2ovbcMGQMFp2/h9Wm/hkQ aCAKOQ6MXwZsqEkec/VpKRg4r1DTO2m8u4abViQolcOmoJac4PqlSIojm42ZXZ7PqEWewN2xfI6 sw9ofUvuXx8zSsOQ/hlfJJCgfeLFRTuR/fT7IJK6CTTj+8f1DAU6/r23YrVBy3qRgJTNsExaZOk OOekjr0AtLrZy X-Google-Smtp-Source: AGHT+IEfYELrXkL/8mBgz63R6obB9CfHDE0gacJZgNgsd14oj5sHnOim85vlky2iLWRKGGIi54nlTA== X-Received: by 2002:a17:906:7945:b0:ad5:430b:9013 with SMTP id a640c23a62f3a-ad85b2d6f1fmr1568377066b.42.1748434397114; Wed, 28 May 2025 05:13:17 -0700 (PDT) Received: from localhost.localdomain ([2001:b07:6474:ebbf:5631:61bf:398a:c492]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ad8a1b5b8afsm98523266b.170.2025.05.28.05.13.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 28 May 2025 05:13:16 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: michael@amarulasolutions.com, linux-amarula@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 4/4] ARM: dts: mxs: support i.MX28 Amarula rmm board Date: Wed, 28 May 2025 14:11:41 +0200 Message-ID: <20250528121306.1464830-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250528121306.1464830-1-dario.binacchi@amarulasolutions.com> References: <20250528121306.1464830-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The board includes the following resources: - 256 Mbytes NAND Flash - 128 Mbytes DRAM DDR2 - CAN - USB 2.0 high-speed/full-speed - Ethernet MAC Signed-off-by: Dario Binacchi --- Changes in v2: - In imx28-amarula-rmm.dts: - Replace '-' with '@' for the pinctrl sub-nodes. - Replace edt,edt-ft5x06 with edt,edt-ft5306. - Drop LCD reset hog pin. - Add correct #address-cells and #size-cells to gpmi node. - Replace edt-ft5x06@38 with touchscreen@38. - Drop from commit messages all references to LCD display. - Add patch [1/4] "dt-bindings: mfd: convert mxs-lradc bindings to json-schema". arch/arm/boot/dts/nxp/mxs/Makefile | 1 + .../boot/dts/nxp/mxs/imx28-amarula-rmm.dts | 303 ++++++++++++++++++ 2 files changed, 304 insertions(+) create mode 100644 arch/arm/boot/dts/nxp/mxs/imx28-amarula-rmm.dts diff --git a/arch/arm/boot/dts/nxp/mxs/Makefile b/arch/arm/boot/dts/nxp/mxs= /Makefile index 96dd31ea19ba..d72ba702b6fa 100644 --- a/arch/arm/boot/dts/nxp/mxs/Makefile +++ b/arch/arm/boot/dts/nxp/mxs/Makefile @@ -5,6 +5,7 @@ dtb-$(CONFIG_ARCH_MXS) +=3D \ imx23-sansa.dtb \ imx23-stmp378x_devb.dtb \ imx23-xfi3.dtb \ + imx28-amarula-rmm.dtb \ imx28-apf28.dtb \ imx28-apf28dev.dtb \ imx28-apx4devkit.dtb \ diff --git a/arch/arm/boot/dts/nxp/mxs/imx28-amarula-rmm.dts b/arch/arm/boo= t/dts/nxp/mxs/imx28-amarula-rmm.dts new file mode 100644 index 000000000000..5daa9e22715d --- /dev/null +++ b/arch/arm/boot/dts/nxp/mxs/imx28-amarula-rmm.dts @@ -0,0 +1,303 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2025 Amarula Solutions, Dario Binacchi + */ + +/dts-v1/; +#include "imx28.dtsi" +#include +#include + +/ { + model =3D "Amarula i.MX28 rmm"; + compatible =3D "amarula,imx28-rmm", "fsl,imx28"; + + memory@40000000 { + device_type =3D "memory"; + reg =3D <0x40000000 0x08000000>; + }; + + reg_5v: regulator-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "5v"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + }; + + reg_3v3: regulator-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + }; + + reg_1v8: regulator-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + reg_fec_3v3: regulator-fec-3v3 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&fec_3v3_enable_pin>; + regulator-name =3D "fec-3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpios =3D <&gpio3 27 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us =3D <300000>; + vin-supply =3D <®_5v>; + }; + + reg_usb0_vbus: regulator-usb0-vbus { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb0_vbus_enable_pin>; + regulator-name =3D "usb0_vbus"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpio2 5 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; + + reg_usb1_vbus: regulator-usb1-vbus { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb1_vbus_enable_pin>; + regulator-name =3D "usb1_vbus"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpio2 6 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; + + backlight { + compatible =3D "pwm-backlight"; + pwms =3D <&pwm 4 5000000 0>; + brightness-levels =3D <0 255>; + num-interpolated-steps =3D <255>; + default-brightness-level =3D <255>; + power-supply =3D <®_5v>; + }; + + beeper { + compatible =3D "pwm-beeper"; + pwms =3D <&pwm 7 100000 0>; + }; + + leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&leds_pins>; + + led-0 { + label =3D "status"; + gpios =3D <&gpio2 7 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + + led-1 { + label =3D "x22_5"; + gpios =3D <&gpio3 16 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + + led-2 { + label =3D "x22_4"; + gpios =3D <&gpio3 17 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + }; +}; + +&auart0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&auart0_2pins_a>; + status =3D "okay"; +}; + +&auart1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&auart1_pins_a>; + status =3D "okay"; +}; + +&can0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&can0_pins_a>; + xceiver-supply =3D <®_3v3>; + status =3D "okay"; +}; + +&duart { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&duart_pins_b>; + status =3D "okay"; +}; + +&duart_pins_b { + fsl,voltage =3D ; +}; + +&gpmi { + #address-cells =3D <1>; + #size-cells =3D <0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&gpmi_pins_a &gpmi_status_cfg>; + status =3D "okay"; +}; + +&i2c0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c0_pins_a>; + status =3D "okay"; + + touchscreen: touchscreen@38 { + compatible =3D "edt,edt-ft5306"; + reg =3D <0x38>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&edt_ft5x06_pins &edt_ft5x06_wake_pin>; + interrupt-parent =3D <&gpio0>; + interrupts =3D <19 IRQ_TYPE_EDGE_RISING>; + reset-gpios =3D <&gpio0 21 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&gpio0 18 GPIO_ACTIVE_HIGH>; + }; +}; + +&lradc { + status =3D "okay"; +}; + +&mac0 { + phy-mode =3D "rmii"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mac0_pins_a>; + phy-supply =3D <®_fec_3v3>; + phy-handle =3D <ðphy>; + status =3D "okay"; + + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethphy: ethernet-phy@0 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0>; + max-speed =3D <100>; + reset-gpios =3D <&gpio3 28 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <4000>; + reset-deassert-us =3D <4000>; + }; + }; +}; + +&pinctrl { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hog_pins_a>; + + hog_pins_a: hog@0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_SSP2_SS1__GPIO_2_20 /* External power */ + >; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + edt_ft5x06_pins: edt-ft5x06@0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_GPMI_RDY1__GPIO_0_21 /* Reset */ + MX28_PAD_GPMI_CE3N__GPIO_0_19 /* Interrupt */ + >; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + edt_ft5x06_wake_pin: edt-ft5x06-wake@0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + fec_3v3_enable_pin: fec-3v3-enable@0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + leds_pins: leds@0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_SSP0_DATA7__GPIO_2_7 + MX28_PAD_PWM0__GPIO_3_16 + MX28_PAD_PWM1__GPIO_3_17 + >; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + usb0_vbus_enable_pin: usb0-vbus-enable@0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + usb1_vbus_enable_pin: usb1-vbus-enable@0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; +}; + +&pwm { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwm4_pins_a &pwm7_pins_a>; + status =3D "okay"; +}; + +&ssp0 { + compatible =3D "fsl,imx28-mmc"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mmc0_4bit_pins_a &mmc0_sck_cfg>; + status =3D "okay"; + bus-width =3D <4>; + broken-cd; +}; + +&usb0 { + status =3D "okay"; + vbus-supply =3D <®_usb0_vbus>; + dr_mode =3D "host"; +}; + +&usb1 { + status =3D "okay"; + vbus-supply =3D <®_usb1_vbus>; + dr_mode =3D "host"; +}; + +&usbphy0 { + status =3D "okay"; +}; + +&usbphy1 { + status =3D "okay"; +}; --=20 2.43.0