From nobody Tue Feb 10 02:05:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C74371DACB1 for ; Sun, 25 May 2025 08:56:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748163371; cv=none; b=fi+ObVlUb7U6cmBK/A3xyfmzTxhdjT8oyDBgC2mkEUM61i7o/FOFF33RzTWE0Pm8U9CALYCIEkM8lvD/TftHURknDKyKCATRswKS5ytFVhwbmzYyXBLCCE7imLmvb31R9qfZZvah6krsu/qdj/ECeEC1XScLHtL/JVUCtevbOSg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748163371; c=relaxed/simple; bh=vRR6szynldY94FYUj5qNjs3DmteWmQfiTljj3mxMF78=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=d+FK9lUPGZvOnTLJc1YrQV6HJYm41wdhANqIGrLfOfNLRbpqNoqfikg0lCLm9RH4wmeuGq1aZJz259npr3r+y3wpi+t2Zhxj7yoxWfWoxx+KZRV1F6YjMczQ5SKzq5yAP/fYQgkDudE+iD0Tbhn/HxjvWHD8U/f7qKC53pQ2F0s= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=S0v2c3QD; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="S0v2c3QD" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54P8U0IE031110 for ; Sun, 25 May 2025 08:56:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= LdmcYDeR3oxl4uFyKw3pkSyRmu08N2XqrqgvurqEKN0=; b=S0v2c3QDh+hdA0Eu TTtCzvKTBaWGJld5C6XXKEbT8Yd46mR8KDfpLlhMnfz7VQsN2sa6hDot01ZMraRs mYnGxoiudrs/qS8ewcpjkz0rp8dUJkebpy1VK/bSwm81WYXzAkyu2bNiEipaoajT qlKNJUbY1j4hd+C2knRm5H7LAHt16LPyDHh+mse8dxISq3jKaw0pGwSJhyvwXnuB rbNbTDXzgCymtYk4AH44KR6HR2VPV6vCwslOrBBDia+46LAte9Umhsww4xO11mgE m6YvmQOyyps+7YqB93az+8W/f/P7lmdyFcJt2ehC/os8rH9pI0Zhlz4dyCb6rH6p 1EFm1A== Received: from mail-pl1-f200.google.com (mail-pl1-f200.google.com [209.85.214.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46u79p1pjk-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sun, 25 May 2025 08:56:08 +0000 (GMT) Received: by mail-pl1-f200.google.com with SMTP id d9443c01a7336-23411e9eb5dso8834665ad.2 for ; Sun, 25 May 2025 01:56:08 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748163368; x=1748768168; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=LdmcYDeR3oxl4uFyKw3pkSyRmu08N2XqrqgvurqEKN0=; b=YvXdo2TcqKvTgw5cGbdcBYkShDyBuvYWhVfc9DcOrq543Rf+pBDaqLUAelaBMRxm4c 0iuNcYuG69M/YNZC6LbVFrwj2MLEnzWwlASiC61+eX925oN0EJfNnJJnS+Fn9Ce8MwD+ RvKlepgquiPaFsXASxghFfy+e+xr87JDQxKa/tswK8D/3zD7A7x7WWKEvXeC1my9cdc1 62PpOXjoxOne0C7LY8FlRvKsBaKW2e3nWrmkLcVxXAWBDGiw4vMGaRUTCNHaoYNoQNb7 hiJHqo1XSdaEcMAXDwf373VG6xGL+6KZn2AP+t20vL1FjRbPzlX2EzKRhs3MUnQwV5xn yVAA== X-Forwarded-Encrypted: i=1; AJvYcCUz4P/U5qZYTfLNBqtwgBuTmemL5Z2odxGu1pDgLd9+zCnFqqJyghQMDE9LADCBuVshky5pRsJ1oy5r6MM=@vger.kernel.org X-Gm-Message-State: AOJu0Yzx9ItIG7belbO0PzYqYp7KdgtTIpMzdq+dteYFd1+4q7Yu4WUs lttyjBc7gHrgRliPV43dU/TGqQ8hT/LR193uOfC3TWFzZTNP44BEowdV9dHV3FGQu10DUkAv90s jUmLEtE/Z50udTQKyAc/VmlcJeyZc8crROE6vX3Am9AA4g1RC+NOLicOC8gKS0sa3XHs= X-Gm-Gg: ASbGnctV5MKNs+B9SWU6E5cjWMXFKWr93LIdEf+jhTnTmRUo9BoL/w5kYrW+nb31Gre a1g5WkvC9dGVQhs7dz0fPRjPB29+SEfjPlsHRrf/zOp6NCtyOWbvBkd1u3l49hwrDS1pSigLnp7 jWpR56TMVusBdAXYox6LxhDGznsZu6sGO1uDiDIBV7miRXZohWY2T4aZYYp3Czp+wa6f+uli5Pk OKhG94F1UfOe7MLN2N9Hod6fYMHSOvnkFle1UQIOP4Cqv59UOB96zArA2F3qsXWsvvOFo6dEMxy Rvqf4KkZOdk1ax/S+kPBiBXzVQ== X-Received: by 2002:a17:903:acf:b0:233:f903:a11 with SMTP id d9443c01a7336-23414f48f23mr78955925ad.2.1748163367920; Sun, 25 May 2025 01:56:07 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFVYWkUNVUJgm3pHRAuoZ1u3jFEnUwArxDSTKnwca1PjV2B1ONqMF9v5/FP5DvhZTWM44ZTsQ== X-Received: by 2002:a17:903:acf:b0:233:f903:a11 with SMTP id d9443c01a7336-23414f48f23mr78955635ad.2.1748163367529; Sun, 25 May 2025 01:56:07 -0700 (PDT) Received: from [10.213.103.17] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2340531be85sm29609805ad.104.2025.05.25.01.56.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 25 May 2025 01:56:07 -0700 (PDT) From: Maulik Shah Date: Sun, 25 May 2025 14:25:57 +0530 Subject: [PATCH v3 1/3] soc: qcom: qcom_stats: Add support to read DDR statistic Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250525-ddr_stats_-v3-1-49a3c1e42db7@oss.qualcomm.com> References: <20250525-ddr_stats_-v3-0-49a3c1e42db7@oss.qualcomm.com> In-Reply-To: <20250525-ddr_stats_-v3-0-49a3c1e42db7@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Marijn Suijten , Doug Anderson , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1748163360; l=5260; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=vRR6szynldY94FYUj5qNjs3DmteWmQfiTljj3mxMF78=; b=jY+Pp8gtI8tOj+7UQiz1924zun9Xp+l43QsQA5RH8nAY/eYGaqkDiLsOFrbasVEAT8ZShczQF CkgMCAJfBp8BqbY7Rb+SVh0AS9DvkrYAq+IBzRF/NsxiJRHEetk/IDV X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Proofpoint-GUID: w7poxMGt_03OBjqtUrRMQjq9gPTJJ_8G X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTI1MDA4MSBTYWx0ZWRfX8JZEOJGGT+Gu VaHDBmwGSIqJzSVzIvvhZmCy9xP5bIStjLmFFWcAOpFuA0voT4cCgnK4Sxc50GyBG0JSFs29J8K i8kLnQTyqswLryaFyG9z+haa9kZyNnKTzFUkB44Ft8FzmDuSeDwxMW7J/ystr13uyf7ouoinya7 7ihE2HvO/98slwKF9TDhGAQ+5FXicvWEbRF6SiiBXVSqSDvvyeHHdbsaIyXmSU+lMjorsDsGu3w 562kQVeb6z/xSb5tWJJKsoYi3xQXyJc+OZyhc0jyr3yBmb7ga0a24Iqv1hxGjgBGOM5GoQBJDd+ D6KFVbtY+m82qxW/YyhDVeKFtmZx+qVvCemiCWdc24GLs2I4d1MP47/QuFMD6SfQcoW/7OQoHBO MOjnsA0u+2snn4j1HRJBlUlhu7PGKet0wHarQhkILU32MPycqESoeOVp8krFDL1E7tW9Vgup X-Authority-Analysis: v=2.4 cv=HNnDFptv c=1 sm=1 tr=0 ts=6832db28 cx=c_pps a=IZJwPbhc+fLeJZngyXXI0A==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=4QwxTSDsR6DxlQvKCcYA:9 a=QEXdDO2ut3YA:10 a=uG9DUKGECoFWVXl0Dc02:22 X-Proofpoint-ORIG-GUID: w7poxMGt_03OBjqtUrRMQjq9gPTJJ_8G X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-25_03,2025-05-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 suspectscore=0 malwarescore=0 lowpriorityscore=0 adultscore=0 priorityscore=1501 mlxlogscore=999 phishscore=0 mlxscore=0 spamscore=0 bulkscore=0 impostorscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505160000 definitions=main-2505250081 DDR statistic provide different DDR LPM and DDR frequency statistic. Add support to read from MSGRAM and display via debugfs. Signed-off-by: Maulik Shah --- drivers/soc/qcom/qcom_stats.c | 99 +++++++++++++++++++++++++++++++++++++++= ++++ 1 file changed, 99 insertions(+) diff --git a/drivers/soc/qcom/qcom_stats.c b/drivers/soc/qcom/qcom_stats.c index 5de99cf59b9fbe32c0580e371c3cc362dfabb895..33fd2a1574464768bd07289e743= fbb79ba415e84 100644 --- a/drivers/soc/qcom/qcom_stats.c +++ b/drivers/soc/qcom/qcom_stats.c @@ -1,8 +1,10 @@ // SPDX-License-Identifier: GPL-2.0-only /* * Copyright (c) 2011-2021, The Linux Foundation. All rights reserved. + * Copyright (c) 2022-2025, Qualcomm Innovation Center, Inc. All rights re= served. */ =20 +#include #include #include #include @@ -24,6 +26,17 @@ #define ACCUMULATED_OFFSET 0x18 #define CLIENT_VOTES_OFFSET 0x20 =20 +#define DDR_STATS_MAGIC_KEY 0xA1157A75 +#define DDR_STATS_MAX_NUM_MODES 20 +#define DDR_STATS_MAGIC_KEY_ADDR 0x0 +#define DDR_STATS_NUM_MODES_ADDR 0x4 +#define DDR_STATS_ENTRY_START_ADDR 0x8 + +#define DDR_STATS_CP_IDX(data) FIELD_GET(GENMASK(4, 0), data) +#define DDR_STATS_LPM_NAME(data) FIELD_GET(GENMASK(7, 0), data) +#define DDR_STATS_TYPE(data) FIELD_GET(GENMASK(15, 8), data) +#define DDR_STATS_FREQ(data) FIELD_GET(GENMASK(31, 16), data) + struct subsystem_data { const char *name; u32 smem_item; @@ -48,12 +61,19 @@ static const struct subsystem_data subsystems[] =3D { =20 struct stats_config { size_t stats_offset; + size_t ddr_stats_offset; size_t num_records; bool appended_stats_avail; bool dynamic_offset; bool subsystem_stats_in_smem; }; =20 +struct ddr_stats_entry { + u32 name; + u32 count; + u64 duration; +}; + struct stats_data { bool appended_stats_avail; void __iomem *base; @@ -122,8 +142,85 @@ static int qcom_soc_sleep_stats_show(struct seq_file *= s, void *unused) return 0; } =20 +static void qcom_ddr_stats_print(struct seq_file *s, struct ddr_stats_entr= y *data) +{ + u32 cp_idx; + + /* + * DDR statistic have two different types of details encoded. + * (1) DDR LPM Stats + * (2) DDR Frequency Stats + * + * The name field have details like which type of DDR stat (bits 8:15) + * along with other details as explained below + * + * In case of DDR LPM stat, name field will be encoded as, + * Bits - Meaning + * 0:7 - DDR LPM name, can be of 0xd4, 0xd3, 0x11 and 0xd0. + * 8:15 - 0x0 (indicates its a LPM stat) + * 16:31 - Unused + * + * In case of DDR FREQ stats, name field will be encoded as, + * Bits - Meaning + * 0:4 - DDR Clock plan index (CP IDX) + * 5:7 - Unused + * 8:15 - 0x1 (indicates its Freq stat) + * 16:31 - Frequency value in Mhz + */ + switch (DDR_STATS_TYPE(data->name)) { + case 0: + seq_printf(s, "DDR LPM Stat Name:0x%lx\tcount:%u\tDuration (ticks):%llu\= n", + DDR_STATS_LPM_NAME(data->name), data->count, data->duration); + break; + case 1: + if (!data->count || !DDR_STATS_FREQ(data->name)) + return; + + cp_idx =3D DDR_STATS_CP_IDX(data->name); + seq_printf(s, "DDR Freq %luMhz:\tCP IDX:%u\tcount:%u\tDuration (ticks):%= llu\n", + DDR_STATS_FREQ(data->name), cp_idx, data->count, data->duration); + break; + } +} + +static int qcom_ddr_stats_show(struct seq_file *s, void *d) +{ + struct ddr_stats_entry data[DDR_STATS_MAX_NUM_MODES]; + void __iomem *reg =3D (void __iomem *)s->private; + u32 entry_count; + int i; + + entry_count =3D readl_relaxed(reg + DDR_STATS_NUM_MODES_ADDR); + if (entry_count > DDR_STATS_MAX_NUM_MODES) + return -EINVAL; + + reg +=3D DDR_STATS_ENTRY_START_ADDR; + memcpy_fromio(data, reg, sizeof(struct ddr_stats_entry) * entry_count); + + for (i =3D 0; i < entry_count; i++) + qcom_ddr_stats_print(s, &data[i]); + + return 0; +} + DEFINE_SHOW_ATTRIBUTE(qcom_soc_sleep_stats); DEFINE_SHOW_ATTRIBUTE(qcom_subsystem_sleep_stats); +DEFINE_SHOW_ATTRIBUTE(qcom_ddr_stats); + +static void qcom_create_ddr_stat_files(struct dentry *root, void __iomem *= reg, + const struct stats_config *config) +{ + u32 key; + + if (!config->ddr_stats_offset) + return; + + key =3D readl_relaxed(reg + config->ddr_stats_offset + DDR_STATS_MAGIC_KE= Y_ADDR); + if (key =3D=3D DDR_STATS_MAGIC_KEY) + debugfs_create_file("ddr_stats", 0400, root, + (__force void *)reg + config->ddr_stats_offset, + &qcom_ddr_stats_fops); +} =20 static void qcom_create_soc_sleep_stat_files(struct dentry *root, void __i= omem *reg, struct stats_data *d, @@ -212,6 +309,7 @@ static int qcom_stats_probe(struct platform_device *pde= v) =20 qcom_create_subsystem_stat_files(root, config); qcom_create_soc_sleep_stat_files(root, reg, d, config); + qcom_create_ddr_stat_files(root, reg, config); =20 platform_set_drvdata(pdev, root); =20 @@ -254,6 +352,7 @@ static const struct stats_config rpmh_data_sdm845 =3D { =20 static const struct stats_config rpmh_data =3D { .stats_offset =3D 0x48, + .ddr_stats_offset =3D 0xb8, .num_records =3D 3, .appended_stats_avail =3D false, .dynamic_offset =3D false, --=20 2.34.1 From nobody Tue Feb 10 02:05:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1AD111E5B97 for ; Sun, 25 May 2025 08:56:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748163374; cv=none; b=jYAcuCiYnl2gCgyODNDUd3M1TB5iNDuFcBMyPYKm5VnV7UbBAdQh51oX1uN+CXdQ8KrtA0bOmeFffsLNFaWCwPNQwFWULme9S2E3U3kvOaaiQTUuSs3sH3DwOzZMPmSZlD8P8z6ZSzKoo5Op32+zWfajxHI24goI1ByzZsIhvpo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748163374; c=relaxed/simple; bh=AVtU54nc25opv8K+2tymcPJdIsSp8GMt9cZa3TIf5Xw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QGwlj9if4/N5t9E7ooFvWG+l9apUbLZdnvxT/RstuXUUEcLQ9v7DBaQwfFY2RJJXfsv8c0VhdMEH/8kibiFmBTS9mlTlnSi+hOhJVe61A4iCDmKTHicqLjmNfo50a+RD5ar4e3axbuoRuDyVUdjJD4cBPeaxMk3SPY02U9gx1WM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=MjkCu8CT; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="MjkCu8CT" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54P8j3jN032671 for ; Sun, 25 May 2025 08:56:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= JkOp7j3zXSAkYXiIHN6jRO+1RgVkkoDu+mIC7by/Wuk=; b=MjkCu8CTGBoEs2Ia laFNUmxpzwI6BGeIifZ0o+yQi2RT/PV4hl6JVa/Va+rgzyJnWjC+7J4kUPokK8lh A6eZHGx5Vu5MKJqzwAtssljHrXBEJJjqrAuY3/KTGtPpyvEJgtoPFoESYKVMufdb PkXjWVEY8rIFAQwjdFSkG9UsGp5Y1bxKBLJEpwLAeAQmZh87Vy/dD4rvSjdM3PFQ IiHJvj7+LYV9VdW1V6Zuxqj4+YeObTe6uzgsWAayJ7VntiJwWCVkQNUFebP8F5Ty AedmrH1WTxVHh3e14hxQ+aGwOR9ZrgVFegVHhoqJuRAXfBhEOTrfVDyl/X4MHqsA xIWMVg== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46u3thsx84-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sun, 25 May 2025 08:56:12 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-22de54b0b97so9658075ad.2 for ; Sun, 25 May 2025 01:56:12 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748163371; x=1748768171; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JkOp7j3zXSAkYXiIHN6jRO+1RgVkkoDu+mIC7by/Wuk=; b=GT0UA9INULYzYSK1/UDN08CJwXjJljSh7bte7Ryi63i8hBJhf+m4SFZ1AGDVd1YoCl ZKv2SLvY9TGvsDPQB6FOZs8xc0pdUN1U4L/BiyYXYaWN+dQZwdr0VWZ6ikkaKyMuAjBY 4W4E8h7kNXYnUOm2Sv8y+MrmLv3K1Vq90br+bNdy/g9kIqANbGkckxGYL40WeE0vj7vX y5SXJLALho6SeTXLaxwOCXZQAsIyj4dOSfjsKUrSIF4VCBfx+cRuzviSOJvylsxwE7X6 wZU3VAfAw7csVTy0Tkm9caZSAmYFghCwAmLEUY3sQ3lrzrskDmPKZauByksN/b6BaAP0 OWNg== X-Forwarded-Encrypted: i=1; AJvYcCW/QsigKUSkMy8pkZN7ZLFXUQ/Nodx/gUhTJOk8FxKdEAF+5cbGADuGCHYPbZmfbRJi3VUt3Zop/SxOKAg=@vger.kernel.org X-Gm-Message-State: AOJu0YzhhNtceySb2hSwZT2xLL8Zz+pd+fGrvXkpt1NRUOzp3lufPYJn KCU180RF7VUw4mCMb0oN9pnGVRWjNEQiEiFYGcJXj8MxyH7UyLazsKRnAo0uaYmoykSHbTueWPN +tJT2rKW9aUnx8Rmv4mLuiVdtnnAtQHrlYvssC/UsX3UV7a6Ky4lwMOymTeSpJcjqNkU= X-Gm-Gg: ASbGncsB0paPoUqBod7zQpEUVNhESGMl4PyQ455L0ljiULEWH3UOzEUNCEztIBxPVFe eEYIP32rcjjKSZo+7t3+sdKrCs0QXfr2J0aq17kfJtRL7gotkNS1n0n7yo4OUiJpdCrB+rQlMt8 2YBfMm/VypqUntevTIl+M/lxzZPAKw7LJ8/97yYnPnVgiuOpddQrczoJPvq8SioDgrD803ZdKBX t9GrQDofZXssaYM1mPHcGlmPFUjdJFd/Hoo6nhq/BW8nzbQBCO56cXTKe/2m0f8SLz+XDFBIqUW sUWAMrCQnTsekJqcqsa0c/siYA== X-Received: by 2002:a17:902:cf4b:b0:224:584:6eef with SMTP id d9443c01a7336-23414fb5404mr86308965ad.41.1748163371229; Sun, 25 May 2025 01:56:11 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHqKEWMFK6USrz4We9Zy7uWd2Rz+ButRLFAqNJb1eOogDF7vmSPsDwTFWhh8Rhw0hDm6BUntA== X-Received: by 2002:a17:902:cf4b:b0:224:584:6eef with SMTP id d9443c01a7336-23414fb5404mr86308765ad.41.1748163370834; Sun, 25 May 2025 01:56:10 -0700 (PDT) Received: from [10.213.103.17] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2340531be85sm29609805ad.104.2025.05.25.01.56.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 25 May 2025 01:56:10 -0700 (PDT) From: Maulik Shah Date: Sun, 25 May 2025 14:25:58 +0530 Subject: [PATCH v3 2/3] soc: qcom: qcom_stats: Add QMP support for syncing ddr stats Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250525-ddr_stats_-v3-2-49a3c1e42db7@oss.qualcomm.com> References: <20250525-ddr_stats_-v3-0-49a3c1e42db7@oss.qualcomm.com> In-Reply-To: <20250525-ddr_stats_-v3-0-49a3c1e42db7@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Marijn Suijten , Doug Anderson , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1748163360; l=2878; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=AVtU54nc25opv8K+2tymcPJdIsSp8GMt9cZa3TIf5Xw=; b=3c7v81qedwuXioo4vYTXsR3wF4NVJMeZRwj26wnGGbr7w9rxRDIyNbC+T/fUJzrH9ez9Ncm6P lMySkzEof6YAKl0XB7NmY3PiYG1WPyYjh7H7uhBIRf0BrrLC+q19DzV X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Proofpoint-ORIG-GUID: 92M0CS1Z2wb5nMcifAE11bF2CW5ArFj8 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTI1MDA4MSBTYWx0ZWRfXwPRBBY1FcgFo qGEp0fpYv1AbZ8vhtj6eQPShZP8+ouTtd8Jn3OYSim+LCOGg/U1rKKswqiQW+ds57SBMpe68ryC MrQz+vTb6SwLVaBOt1lt3l1zFtNxF+utC8DB4iPV0sQQsE4o6vh66yL0YCphOFGRC/MOF/q5qg9 4XLcUeaoMxnwxZVboMe3K5LsUxFe9QEDdJZRZkl8DTZtjaYgh+c6eI1HFImWDqBb4Yu1i0CPVq1 8bES7/76AczUlLyN8q/C28LRwwdnf9BXlfkKOPcdwXTLAkaHNgrKRQ4bMlH9r8ohe/YrQj4wXtO 4SWOivaNv+uVeiyUFZudn8xVd+0iNbsC/LlZkoxsTY+l9CGKS78S2REe6OJjcRRDW4CMj37vF0j XMJKiBNb/wkyd58a4N0AyTKhnk6lK/83iJ2YDY26fkMYMLFiceGclmEfZTxTDkOWyfIHX5Vt X-Authority-Analysis: v=2.4 cv=e94GSbp/ c=1 sm=1 tr=0 ts=6832db2c cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=BT90xxDHZu-g9S-RVkkA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-GUID: 92M0CS1Z2wb5nMcifAE11bF2CW5ArFj8 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-25_03,2025-05-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 suspectscore=0 adultscore=0 mlxlogscore=999 malwarescore=0 bulkscore=0 priorityscore=1501 impostorscore=0 mlxscore=0 phishscore=0 clxscore=1015 lowpriorityscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505160000 definitions=main-2505250081 Recent SoCs (SM8450 onwards) require QMP command to be sent before reading ddr stats. The duration field of ddr stats will get populated only if QMP command is sent. Add support to send ddr stats freqsync QMP command. Signed-off-by: Maulik Shah --- drivers/soc/qcom/qcom_stats.c | 34 +++++++++++++++++++++++++++++++++- 1 file changed, 33 insertions(+), 1 deletion(-) diff --git a/drivers/soc/qcom/qcom_stats.c b/drivers/soc/qcom/qcom_stats.c index 33fd2a1574464768bd07289e743fbb79ba415e84..7795f0bd18c63adeee93da2b9e0= 7ab4944c1662d 100644 --- a/drivers/soc/qcom/qcom_stats.c +++ b/drivers/soc/qcom/qcom_stats.c @@ -13,6 +13,7 @@ #include #include =20 +#include #include #include =20 @@ -37,6 +38,8 @@ #define DDR_STATS_TYPE(data) FIELD_GET(GENMASK(15, 8), data) #define DDR_STATS_FREQ(data) FIELD_GET(GENMASK(31, 16), data) =20 +static struct qmp *qcom_stats_qmp; + struct subsystem_data { const char *name; u32 smem_item; @@ -188,12 +191,28 @@ static int qcom_ddr_stats_show(struct seq_file *s, vo= id *d) struct ddr_stats_entry data[DDR_STATS_MAX_NUM_MODES]; void __iomem *reg =3D (void __iomem *)s->private; u32 entry_count; - int i; + int i, ret; =20 entry_count =3D readl_relaxed(reg + DDR_STATS_NUM_MODES_ADDR); if (entry_count > DDR_STATS_MAX_NUM_MODES) return -EINVAL; =20 + if (qcom_stats_qmp) { + /* + * Recent SoCs (SM8450 onwards) do not have duration field + * populated from boot up onwards for both DDR LPM Stats + * and DDR Frequency Stats. + * + * Send QMP message to Always on processor which will + * populate duration field into MSG RAM area. + * + * Sent every time to read latest data. + */ + ret =3D qmp_send(qcom_stats_qmp, "{class: ddr, action: freqsync}"); + if (ret) + return ret; + } + reg +=3D DDR_STATS_ENTRY_START_ADDR; memcpy_fromio(data, reg, sizeof(struct ddr_stats_entry) * entry_count); =20 @@ -310,6 +329,19 @@ static int qcom_stats_probe(struct platform_device *pd= ev) qcom_create_subsystem_stat_files(root, config); qcom_create_soc_sleep_stat_files(root, reg, d, config); qcom_create_ddr_stat_files(root, reg, config); + /* + * QMP is used for DDR stats syncing to MSG RAM for recent SoCs (SM8450 o= nwards). + * The prior SoCs do not need QMP handle as the required stats are alread= y present + * in MSG RAM, provided the DDR_STATS_MAGIC_KEY matches. + */ + qcom_stats_qmp =3D qmp_get(&pdev->dev); + if (IS_ERR(qcom_stats_qmp)) { + if (PTR_ERR(qcom_stats_qmp) =3D=3D -EPROBE_DEFER) + return -EPROBE_DEFER; + + /* We assume any other error means it's not defined/needed */ + qcom_stats_qmp =3D NULL; + } =20 platform_set_drvdata(pdev, root); =20 --=20 2.34.1 From nobody Tue Feb 10 02:05:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 60D941EB19B for ; Sun, 25 May 2025 08:56:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748163377; cv=none; b=Ip1dOpHwA7LL3JXYJK5xlDsEnM6am2Wk+GsCzvXkoNpsXwgZDXWUkynHxuU75L3O26VA589q5EGkLix3mrUJbvhpLlDkpd3Vi5KIHat+Gr3BP6CQMAdOcF1WwqU9McDVh4VfpvXCYzLTk33Q3v5lNPS+DiZUvn4U5khg+kj2PNg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1748163377; c=relaxed/simple; bh=vNy7Hg/TiGtEZictJW89jX/dHyDjn42M2TrCGJb8CAM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Zpg7ktz3fQ24MW8SPZTaiDa+Oj/3+32CP6vaWAAXSt6p/0gUYrup705Zu2s/x5O6Ok3u+3FsUgcBOysWDYUWSeuRo0kOx8wW9B1P30BbBzjMseQnvBMnJIf3l6npu9Gb7D7QQN4v9SsC3UhCqEYJitZPhwH2/q8Xbh0+/hlAqVY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=frTaDuli; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="frTaDuli" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54P8VsQB027869 for ; Sun, 25 May 2025 08:56:16 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 5YbBsH4zeCrmK/Ek4rH6YPASrY2/sAhfKu9QU9dC1zs=; b=frTaDuliW9pFQz5/ YC38OKTFrqQFottZhTMeMEeQrBNt0Ulk6KPT9Qao4D3cAe1m8s7W4o3jdTLciE1K rMBPj8gWlaa9UeipWlPtnKRZrw1FZ/H6qj8jKDfD5ELWKIRVhCCHmCb3tND5YX8J E47KrvACVlJ9c+dYRNDyrPK2OU5MzI0Ij1cAlOqaUfgFvE+3BCShWIHpZ2tq5xqe X9EH4bZ6oqKBRj7Jw/tzZiveEBdTQS3S3c6y344xsOJyek6LsTV3gliKFoVmEcwl oWp+jjkvixX55RuH6KLzExD5mF89pVcB2sLlbT0Wel9V7dbsfBdHrWDTXMq3vs+Q 0ftqwQ== Received: from mail-pl1-f199.google.com (mail-pl1-f199.google.com [209.85.214.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46u52usv6t-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sun, 25 May 2025 08:56:15 +0000 (GMT) Received: by mail-pl1-f199.google.com with SMTP id d9443c01a7336-2344476c9f9so2592525ad.1 for ; Sun, 25 May 2025 01:56:15 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1748163374; x=1748768174; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=5YbBsH4zeCrmK/Ek4rH6YPASrY2/sAhfKu9QU9dC1zs=; b=O8S9LgGnb49o/JF+m0giTbjTh77plNYvnWnk/Wj1CI0Y+5T9TzUYLfvDZegOKujDhP VJJSQ8U+Acb93tzKGJuyAYa5+BI+QirOdIg1zX++PhaaePlY7kkm4/FnN3oRNsutMn94 uKVVJTOT1L7hk2wySVwQwpZL2ULvBDAxAAws0HLswEDChb+tkVHZ6n4WH7TppVmNgvji Xasdaz7/evXLM3xVFMX0mn7ju9Eot65NDqMdzOx4q1lifG13MU7lNmoupjNLvmys0/K1 tbfNKqFsEWtdf4XhefjOKuiI5TEJXs0IH3w6IWnSeVzb0rjEi4esj2C6ObLHB8bPAHMH l5qg== X-Forwarded-Encrypted: i=1; AJvYcCXE+R4PQh4BsKDGEtRgce4eKf0QuGbKIQTc7LVtzyd3zmS2AKxDS34aCc3TCv1yDCp+oAmWq2H+VE47IY4=@vger.kernel.org X-Gm-Message-State: AOJu0Ywrv7Joi6zyGBzWo272TXVE8Xja8FRBw3sb9Hq++9pkeSpP4ZkO iXWLkAuu6UV064zbRSyRdVZok32U3mfxLVvoWIE4chEDEfgD1fxreCiKdnWRcAUT9xnt+qlduR0 XzWKpSQb9erhySstNh1nIak6UspUTXCQFNTMJlHZJNFH41IZEGzJcCsw5goBsaV8AallBu+XjTI M= X-Gm-Gg: ASbGnct3zzdKdR3OpKWRYJEFXAaxJXAfQmKcaZnIOMnPo9z1jXuv2BUYb39MTZ15N9t 0qj/K+xAn0DETFIH1omA+N2jeiFJpFv30NHSkFyMyJ70QWiL+BMYMSRw+oikX9ubGdEmAmyJY5h U35Kz2kVqr571RDkkbjgbDvaz9IHDqf9P8yAL72mflOTUiRj/VDDjkph7wPW0EPHV/v1nVsbAYn xQFeKUmVeMHGBhwpjAgfXKsyT1Fh24e7+fUzxQ+UQC0Hpe3W9PgVM7dbWqgWgj40ThxDRSjLMM4 3gL3PyPU7KIAK2WQmix4tZL0iw== X-Received: by 2002:a17:903:3a86:b0:22e:491b:20d5 with SMTP id d9443c01a7336-23414e3b515mr81384075ad.26.1748163374554; Sun, 25 May 2025 01:56:14 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGz5i9KkFKiGLBVFi1nTJLPMlZymSsCYwnstYCW3DdUOQw+MT5Qgnws3vyUZpvuuMIc5SBZKg== X-Received: by 2002:a17:903:3a86:b0:22e:491b:20d5 with SMTP id d9443c01a7336-23414e3b515mr81383865ad.26.1748163374174; Sun, 25 May 2025 01:56:14 -0700 (PDT) Received: from [10.213.103.17] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2340531be85sm29609805ad.104.2025.05.25.01.56.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 25 May 2025 01:56:13 -0700 (PDT) From: Maulik Shah Date: Sun, 25 May 2025 14:25:59 +0530 Subject: [PATCH v3 3/3] arm64: dts: qcom: Add QMP handle for qcom_stats Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250525-ddr_stats_-v3-3-49a3c1e42db7@oss.qualcomm.com> References: <20250525-ddr_stats_-v3-0-49a3c1e42db7@oss.qualcomm.com> In-Reply-To: <20250525-ddr_stats_-v3-0-49a3c1e42db7@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Marijn Suijten , Doug Anderson , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1748163360; l=2423; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=vNy7Hg/TiGtEZictJW89jX/dHyDjn42M2TrCGJb8CAM=; b=vfnJcFVH+Tg5NcLHWExEPQ9qovSf2ZuLYUvr5WZ9K1wk6d4Ap2SZ2hbKdlrF/S1cDzOflNv/5 PVVVQBcbsivDqMJGDq7xdAzDsg4MxIkvc8dC6CmsFpu5ED0SQQmSflq X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTI1MDA4MSBTYWx0ZWRfX/Xfsp24fHGTU YWY/2UCR8izzqk0nAznHL4G57S0mgURnJo2XR2xceFR2CjAvOESBrrpetfoQt7EKZHTjZm1exgd WRsgOubnqS+PK/ybRzHZWzYubfykymXpXX2aRBo2fjefup/1u4jocI1nF839go9h/3ck/6UZDRO VbhIipfEqUmDgnQ3iRiP4ekRLz/9UnaqRA807fnsHcGEcj9/egnhM2EYSew3VsLdWb68r2hp50m D5UYcWqkFjQacc8D0tzH4EGh5ubgAZ76igjXuhzT5CQDG/FlEw+8n8r5Z0WF06ZO4fTDVA2trOm O4q2u9p90YyQ1xhQMmOa1sFyixtxpYUAc2GFFqOb5lC1kSFzbxBqzIOr1nZo6McsdCgQ4jyLSL4 uRANvW2+3FmEvfI2vS8MqfMwoI6Lyqr8MwdbPXKsnw9ovRa6mvgdHcpNXJuFQ/HYzmSgSVfl X-Authority-Analysis: v=2.4 cv=f/5IBPyM c=1 sm=1 tr=0 ts=6832db2f cx=c_pps a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=GL-xn7CBy2CN3rfaf34A:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22 X-Proofpoint-ORIG-GUID: KK9zL66bQxdnH_L8xW0eSMKrA0CjlcM3 X-Proofpoint-GUID: KK9zL66bQxdnH_L8xW0eSMKrA0CjlcM3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-25_03,2025-05-22_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 adultscore=0 impostorscore=0 suspectscore=0 mlxlogscore=686 spamscore=0 clxscore=1015 phishscore=0 bulkscore=0 lowpriorityscore=0 priorityscore=1501 malwarescore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505160000 definitions=main-2505250081 Add QMP handle which is used to send QMP command to always on processor to populate DDR stats. Add QMP handle for SM8450/SM8550/SM8650/SM8750. Signed-off-by: Maulik Shah --- arch/arm64/boot/dts/qcom/sm8450.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8550.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8650.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8750.dtsi | 1 + 4 files changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qco= m/sm8450.dtsi index 54c6d0fdb2afa51084c510eddc341d6087189611..33574ad706b915136546c7f92c7= cd0b8a0d62b7e 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -3739,6 +3739,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible =3D "qcom,rpmh-stats"; reg =3D <0 0x0c3f0000 0 0x400>; + qcom,qmp =3D <&aoss_qmp>; }; =20 spmi_bus: spmi@c400000 { diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qco= m/sm8550.dtsi index 82cabf777cd2c1dc87457aeede913873e7322ec2..e8371a90b9b98fbc12a429def8f= 6246c6418540a 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -3943,6 +3943,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible =3D "qcom,rpmh-stats"; reg =3D <0 0x0c3f0000 0 0x400>; + qcom,qmp =3D <&aoss_qmp>; }; =20 spmi_bus: spmi@c400000 { diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index c2937f7217943c4ca91a91eadc8259b2d6a01372..875b5a89d2555f258665c881ee3= d96965b6d7a6a 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -5725,6 +5725,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible =3D "qcom,rpmh-stats"; reg =3D <0 0x0c3f0000 0 0x400>; + qcom,qmp =3D <&aoss_qmp>; }; =20 spmi_bus: spmi@c400000 { diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 149d2ed17641a085d510f3a8eab5a96304787f0c..4c54ed84e2d1ec836438448e2a0= 2b6fe028f4c24 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -2490,6 +2490,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible =3D "qcom,rpmh-stats"; reg =3D <0x0 0x0c3f0000 0x0 0x400>; + qcom,qmp =3D <&aoss_qmp>; }; =20 spmi_bus: spmi@c400000 { --=20 2.34.1