From nobody Wed Dec 17 10:44:38 2025 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id ECBB728DF29 for ; Thu, 22 May 2025 14:52:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747925573; cv=none; b=fxJIF9GluS34/ZcdXwyV4O7L0B4SIMKewbaKrUBQOL2JqwtbDxVoJPSnrVzl3kiEn51XjkflfHL9m88NqMDDemo82TPhDD3SoccJh9y3MwaHqmaG/ThwPcZ0FwRIw1ziP9gx+lZYuKznLqSLi1bbxXVAbAvOKo64DhzH3aDV9K4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747925573; c=relaxed/simple; bh=1jgVYXcuSQUYEU1dVAp9lFPNyoIv4PIWXjFIMl5Vkvo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AIbzlD5TwgnDNvP6fu3auDb/RV/hXltMJEw73sS1JoNf96hRyv5VLCjirhx4M6tObI+H8FwnE3SBkDph1K9gSgZ1bi7bngAEspP/CVlp2MCJxz4qTkxS+34GdzifLc3z1+04/IlT5qxu+ENzWNR19wRPHOjd7wNhbgF/1McT8UM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=XAwl34Qg; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="XAwl34Qg" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-442f9043f56so47678105e9.0 for ; Thu, 22 May 2025 07:52:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1747925569; x=1748530369; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=0z6hcyVZAe0X+PJjkOMiFN3VGBYDX0qmANiIo/JWNSc=; b=XAwl34Qgvi1u2n/yPt7ihl7suWKBdzFD2ClY1Y8LOLtx6YDvx6IGPjWaU03A7heRn3 4sQw8vJZ7kEZfUgNci88e+lXKxYwGR+5HLV+T8ghyCUtTys0RUSZ+KIakbzBmM1+h5iW DpzVFB52m15Kg+gldFTil/bX83lvHNAaYaFyXfYBBoAw0WezwPi/w/ZCcqzGh3W60gzK IduXjTbmfG+pFis0cxCG49U9H0nMTOHILTMY/aJH8PPiHyyDEKsbYotzKeAIwiogayHv c5MLpvngRZWbKM06HPMyPdjGlr5LbDRVh9XqM15WRhe10493v95Yn1lDSjvRAguKbsMy cG0A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747925569; x=1748530369; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0z6hcyVZAe0X+PJjkOMiFN3VGBYDX0qmANiIo/JWNSc=; b=cVSx96SvuFVH0O59LGiGh5IbMjTY+/QZRjPvd6BssAJryCXafTj03eIUYQbfIXPta+ e4yTwACQ0TSsjV1cGCxXzB15aznTR14Sx5xK/so4BKI9mQ1r7eKlnDlRmM7QNVNzNhA5 qG4aDEihWd4kIVHzC36cVdUU6/Xmg/znWqmEf7GKW35IYrZaq1QBW9u33fbSSc0AnKS6 DeQWppIQyKZ1coeFZramxG6V8WspmYRjg3s3/3195LmGQanCHNrCOcKmRFBMz/WZMSjV poUCWiCkmAwlppp3+8piZEPFxmQxVJU+2oMMe7hTKxGpDeFrVShjMcq0QgvCRS2kevHR GPEg== X-Forwarded-Encrypted: i=1; AJvYcCUpMmNaWlGqmxBCeoX2vuyiZnU4E/AgOf7OB2Lrhgq4VAHv3o5mLvexv+0kDIhl3RdhPchdZ9qeyzL/B5A=@vger.kernel.org X-Gm-Message-State: AOJu0YxQYyrdfXQbmF7inWILdZWJgS2l98GIZz/XrZE0h7pbFpzWAwkD kQ561xLyoJTtGNSuySPFf5G3YizAZklLEOTYoEfK0z3hvXTEKjkk6gMlVp6wn6gwxWY= X-Gm-Gg: ASbGncs9XCqcIZmZLtsSrNVEUkRpemfWOdDejPkmcw+6ubDw985C5zQ5A1e2bYWGYai VjrXhYYidXACqRmLxR9zFlvokG0QzemxMbrL5EcqZY4+rAhdOXzzmKwYhJjEGeQYUMIkwAslYDG MEdsjQgZn4W1hy1fg+9MYjMiV947oA0/ExpiedAS1fI/j6/1lgFjfBlg9T6IkY0E/IRTcw5d5q7 VO4E/b0nUEfwPFSYc6AhWzP1w80EaFmUnHALHZOMituHNSwRULGVClwZPQRpH27SB1khxCfcpk7 rUJ+x6URIOc7YqE1K5/62l0e1OZluuyzsq4hoeooaBRYi2PLYXjXHCNFH7rPVtvMKbCPtFQ= X-Google-Smtp-Source: AGHT+IHLLDacG6DJNXNgMnaF7nWhkFGvXH5XjtvmKDssa24rTSeprfh0E2gKpdqYxF8Xn+tcyTPTow== X-Received: by 2002:a05:600c:c0d2:20b0:43c:f597:d589 with SMTP id 5b1f17b1804b1-442fda2e7d3mr147957455e9.27.1747925569155; Thu, 22 May 2025 07:52:49 -0700 (PDT) Received: from ho-tower-lan.lan ([37.18.136.128]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-447f78aeb56sm104965555e9.27.2025.05.22.07.52.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 May 2025 07:52:48 -0700 (PDT) From: James Clark Date: Thu, 22 May 2025 15:51:35 +0100 Subject: [PATCH v2 06/14] spi: spi-fsl-dspi: Add config and regmaps for S32G platforms Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250522-james-nxp-spi-v2-6-bea884630cfb@linaro.org> References: <20250522-james-nxp-spi-v2-0-bea884630cfb@linaro.org> In-Reply-To: <20250522-james-nxp-spi-v2-0-bea884630cfb@linaro.org> To: Vladimir Oltean , Mark Brown , Rob Herring , Krzysztof Kozlowski , Matti Vaittinen Cc: Conor Dooley , Frank Li , Chester Lin , Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Chao Fu , Xiubo Li , Lukasz Majewski , linux-spi@vger.kernel.org, imx@lists.linux.dev, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Vladimir Oltean , Dan Carpenter , Larisa Grigore , James Clark X-Mailer: b4 0.14.0 From: Larisa Grigore S32G adds SPI_{T,R}XFR4 and extends SPI_CTAR registers to 5. Add the new regmaps, configs and bits. dspi_volatile_ranges gets SPI_{T,R}XFR4 added which affects all platforms, however they are further limited by dspi_yes_ranges. Signed-off-by: Larisa Grigore Signed-off-by: James Clark --- drivers/spi/spi-fsl-dspi.c | 39 ++++++++++++++++++++++++++++++++++++--- 1 file changed, 36 insertions(+), 3 deletions(-) diff --git a/drivers/spi/spi-fsl-dspi.c b/drivers/spi/spi-fsl-dspi.c index 437a8db9fa2b..10e511ba1cd8 100644 --- a/drivers/spi/spi-fsl-dspi.c +++ b/drivers/spi/spi-fsl-dspi.c @@ -35,7 +35,7 @@ #define SPI_TCR 0x08 #define SPI_TCR_GET_TCNT(x) (((x) & GENMASK(31, 16)) >> 16) =20 -#define SPI_CTAR(x) (0x0c + (((x) & GENMASK(1, 0)) * 4)) +#define SPI_CTAR(x) (0x0c + (((x) & GENMASK(2, 0)) * 4)) #define SPI_CTAR_FMSZ(x) (((x) << 27) & GENMASK(30, 27)) #define SPI_CTAR_CPOL BIT(26) #define SPI_CTAR_CPHA BIT(25) @@ -93,12 +93,14 @@ #define SPI_TXFR1 0x40 #define SPI_TXFR2 0x44 #define SPI_TXFR3 0x48 +#define SPI_TXFR4 0x4C #define SPI_RXFR0 0x7c #define SPI_RXFR1 0x80 #define SPI_RXFR2 0x84 #define SPI_RXFR3 0x88 +#define SPI_RXFR4 0x8C =20 -#define SPI_CTARE(x) (0x11c + (((x) & GENMASK(1, 0)) * 4)) +#define SPI_CTARE(x) (0x11c + (((x) & GENMASK(2, 0)) * 4)) #define SPI_CTARE_FMSZE(x) (((x) & 0x1) << 16) #define SPI_CTARE_DTCP(x) ((x) & 0x7ff) =20 @@ -136,6 +138,7 @@ enum { LX2160A, MCF5441X, VF610, + S32G, }; =20 static const struct regmap_range dspi_yes_ranges[] =3D { @@ -147,15 +150,29 @@ static const struct regmap_range dspi_yes_ranges[] = =3D { regmap_reg_range(SPI_SREX, SPI_SREX), }; =20 +static const struct regmap_range s32g_dspi_yes_ranges[] =3D { + regmap_reg_range(SPI_MCR, SPI_MCR), + regmap_reg_range(SPI_TCR, SPI_CTAR(5)), + regmap_reg_range(SPI_SR, SPI_TXFR4), + regmap_reg_range(SPI_RXFR0, SPI_RXFR4), + regmap_reg_range(SPI_CTARE(0), SPI_CTARE(5)), + regmap_reg_range(SPI_SREX, SPI_SREX), +}; + static const struct regmap_access_table dspi_access_table =3D { .yes_ranges =3D dspi_yes_ranges, .n_yes_ranges =3D ARRAY_SIZE(dspi_yes_ranges), }; =20 +static const struct regmap_access_table s32g_dspi_access_table =3D { + .yes_ranges =3D s32g_dspi_yes_ranges, + .n_yes_ranges =3D ARRAY_SIZE(s32g_dspi_yes_ranges), +}; + static const struct regmap_range dspi_volatile_ranges[] =3D { regmap_reg_range(SPI_MCR, SPI_TCR), regmap_reg_range(SPI_SR, SPI_SR), - regmap_reg_range(SPI_PUSHR, SPI_RXFR3), + regmap_reg_range(SPI_PUSHR, SPI_RXFR4), regmap_reg_range(SPI_SREX, SPI_SREX), }; =20 @@ -167,6 +184,7 @@ static const struct regmap_access_table dspi_volatile_t= able =3D { enum { DSPI_REGMAP, DSPI_XSPI_REGMAP, + S32G_DSPI_XSPI_REGMAP, DSPI_PUSHR, }; =20 @@ -189,6 +207,15 @@ static const struct regmap_config dspi_regmap_config[]= =3D { .rd_table =3D &dspi_access_table, .wr_table =3D &dspi_access_table, }, + [S32G_DSPI_XSPI_REGMAP] =3D { + .reg_bits =3D 32, + .val_bits =3D 32, + .reg_stride =3D 4, + .max_register =3D SPI_SREX, + .volatile_table =3D &dspi_volatile_table, + .wr_table =3D &s32g_dspi_access_table, + .rd_table =3D &s32g_dspi_access_table, + }, [DSPI_PUSHR] =3D { .name =3D "pushr", .reg_bits =3D 16, @@ -263,6 +290,12 @@ static const struct fsl_dspi_devtype_data devtype_data= [] =3D { .fifo_size =3D 16, .regmap =3D &dspi_regmap_config[DSPI_REGMAP], }, + [S32G] =3D { + .trans_mode =3D DSPI_XSPI_MODE, + .max_clock_factor =3D 1, + .fifo_size =3D 5, + .regmap =3D &dspi_regmap_config[S32G_DSPI_XSPI_REGMAP], + }, }; =20 struct fsl_dspi_dma { --=20 2.34.1