From nobody Wed Dec 17 10:43:36 2025 Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5ADDA28D8CA for ; Thu, 22 May 2025 14:52:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747925569; cv=none; b=IWD6mqPDHIwx1YHng2bn175TfVR+qrVhI6j/u0tCkxcekvpFHD5QiFENwizd+TKtGyNQWe6DTY8Tm4mUtGk366Ubm2UTic886FVPTGFfdPHCD30FkzXgfV6Lmp3chsb0iPiQrxA1ZeK50Y7H+kphMSdy4HXM9TQ+23mZJxTe+wQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747925569; c=relaxed/simple; bh=vEU6OoOW4QiG7DnelFnexzER5F3I/xGLtYoU/uX9NAc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=famZH7yIUaYweWur5jDfnQ72mJwX0QLkO1msjVnd98Uf2CVS1HS9c5O8JH0Clt8ACtUst20J+FsLLcGRdwHMz+3M+FxSmPfAF0LgGNxXdkI22RTq+CuSaVUh8ZN9Cm8a9qTnpPqKqN5e9k6a2hnk6S18XakE+kOcgaR5eLNAZpw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=kWLSo5Ln; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="kWLSo5Ln" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-43ea40a6e98so85556615e9.1 for ; Thu, 22 May 2025 07:52:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1747925565; x=1748530365; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=5NSuSoLSh+LHiSs84RzlVPklfrqct9bYGikZDMbgQUs=; b=kWLSo5LnbyKT5XEPMXRRF1qHee9/oE3Ni7mHdjgcNB1Ssow8B3b5BQeKSCSoVDj8YA Wqvd8Lg3o4DcgdpbGH2HLIgDlZF7t45TF04w+GpQFaFGDIfUrx/f/bvRKTMfIJAETPeD GE9p5PK6NxegObEd+1V0CnLN+TOCUh8ZYhuUjrfKuzSomfi0U94TfLcx/nhUoXelW+Uk xiZqC1wDFLUssmUrhc6VWp86rYQ7+6/dJdqNxrJgW8Owa6iRMc43NGQqeO/uxNR2MxLS q/h7sbnabBzRbHFZXQpJ0jEwZRE20Zs7S2+J8Si8T/E0UMSf14NwWKPd2lcoaG4Jf804 l/kg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747925565; x=1748530365; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=5NSuSoLSh+LHiSs84RzlVPklfrqct9bYGikZDMbgQUs=; b=a+SQdfxDoQHvfIA8OeQEfPBPcsva2Vj3n5Kux1ixDJ5AiSkLA5jxQCZXuPqmkra3jg 3SSPK5Jia6Wc/gPKCgwpsn4v/l7Yz285EtH19oVdRaNCeWPPgYT3RVj0DyUqd4HlXMk4 I2bHtzU8xp1+27lftvogK6+pK8qnFcRKoAH+DsbFATbkq2b9iG/R2tf9e9OjtbYTC1wp BSBNvU8VCZzXZCjApI5kkwkeq0i1RH8rjNLz0TYDmV4pQGEkRqO2KnCBtdLKE+mmtoUf XgznV6c9EL+fpR2i1wSm3s7HL4trdbVmXnCW9gl768BQdpw/yMO0B/glC0zuexEodMjD J/WQ== X-Forwarded-Encrypted: i=1; AJvYcCUPAgyjGTJrOaWDR1DMtaEEvlF9nBMaSYizvHAx1Tg7UjQ9J3M+VM8/l+QskClAB31N3hf5a+cqJLtmZXE=@vger.kernel.org X-Gm-Message-State: AOJu0YxdgmEoUdBTr44toNndyMLdQzF1V95rkpf3TvSmqBjGZ1JP2ETq Sr2ri8bWvNM4f0mHe9Ah5mdgTkfcztFaXcpZ55k1fagObhgvQFlB1lW5/E50Tp7mFBo= X-Gm-Gg: ASbGncvwfUbZcYX5wMzidOmoc+F1fTuftDh3o2BJUo3DySrnJCffC9nrVd68K+eU4np rBQ5eb/EyF5JeFb52v8gtubhf4WuVmlVuZgaPYvKmyU30h4vmMDTxycVPrwvZsbW4SQlgOc4cfy O92t8eG3xe1NNWN4OBgItWWlROz1Bn/Z5sVIviuf0xoGrRzyJdyRzzEkUozU4Opte4vK1PjQZEg iFsA+Nqz+pHSUUmMfBOq2Bw3086DJoyOsTyIVrqWnISQf3a4EMaO7Hoqm+1Lx1JJ2dv3E0U2/cz aIzLxZ3AA6LzqcSVhztG2SFGshtMlEOffSVZIbat15NdrM3O4U1iYc0DS127 X-Google-Smtp-Source: AGHT+IG7lHM8gO7TjtKSOgQg+mAp19Lx1pEqwgmpnkH4a719vOS4PONUqtAkN0R9pGn1dejyXRQUIQ== X-Received: by 2002:a05:600c:870e:b0:43c:ed61:2c26 with SMTP id 5b1f17b1804b1-44b0c60f240mr12764035e9.17.1747925565562; Thu, 22 May 2025 07:52:45 -0700 (PDT) Received: from ho-tower-lan.lan ([37.18.136.128]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-447f78aeb56sm104965555e9.27.2025.05.22.07.52.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 22 May 2025 07:52:45 -0700 (PDT) From: James Clark Date: Thu, 22 May 2025 15:51:33 +0100 Subject: [PATCH v2 04/14] spi: spi-fsl-dspi: Re-use one volatile regmap for both device types Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250522-james-nxp-spi-v2-4-bea884630cfb@linaro.org> References: <20250522-james-nxp-spi-v2-0-bea884630cfb@linaro.org> In-Reply-To: <20250522-james-nxp-spi-v2-0-bea884630cfb@linaro.org> To: Vladimir Oltean , Mark Brown , Rob Herring , Krzysztof Kozlowski , Matti Vaittinen Cc: Conor Dooley , Frank Li , Chester Lin , Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Chao Fu , Xiubo Li , Lukasz Majewski , linux-spi@vger.kernel.org, imx@lists.linux.dev, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Vladimir Oltean , Dan Carpenter , James Clark X-Mailer: b4 0.14.0 max_register overrides anything in the volatile ranges, so we can get away with sharing the same one for both types. In a later commit we'll add more devices so this avoids adding even more duplication. Also replace the max_register magic numbers with their register definitions so it's clearer what's going on. No functional changes. Reviewed-by: Vladimir Oltean Signed-off-by: James Clark --- drivers/spi/spi-fsl-dspi.c | 19 ++++--------------- 1 file changed, 4 insertions(+), 15 deletions(-) diff --git a/drivers/spi/spi-fsl-dspi.c b/drivers/spi/spi-fsl-dspi.c index 863781ba6c16..09b2b25ed274 100644 --- a/drivers/spi/spi-fsl-dspi.c +++ b/drivers/spi/spi-fsl-dspi.c @@ -1209,6 +1209,7 @@ static const struct regmap_range dspi_volatile_ranges= [] =3D { regmap_reg_range(SPI_MCR, SPI_TCR), regmap_reg_range(SPI_SR, SPI_SR), regmap_reg_range(SPI_PUSHR, SPI_RXFR3), + regmap_reg_range(SPI_SREX, SPI_SREX), }; =20 static const struct regmap_access_table dspi_volatile_table =3D { @@ -1220,31 +1221,19 @@ static const struct regmap_config dspi_regmap_confi= g =3D { .reg_bits =3D 32, .val_bits =3D 32, .reg_stride =3D 4, - .max_register =3D 0x88, + .max_register =3D SPI_RXFR3, .volatile_table =3D &dspi_volatile_table, .rd_table =3D &dspi_access_table, .wr_table =3D &dspi_access_table, }; =20 -static const struct regmap_range dspi_xspi_volatile_ranges[] =3D { - regmap_reg_range(SPI_MCR, SPI_TCR), - regmap_reg_range(SPI_SR, SPI_SR), - regmap_reg_range(SPI_PUSHR, SPI_RXFR3), - regmap_reg_range(SPI_SREX, SPI_SREX), -}; - -static const struct regmap_access_table dspi_xspi_volatile_table =3D { - .yes_ranges =3D dspi_xspi_volatile_ranges, - .n_yes_ranges =3D ARRAY_SIZE(dspi_xspi_volatile_ranges), -}; - static const struct regmap_config dspi_xspi_regmap_config[] =3D { { .reg_bits =3D 32, .val_bits =3D 32, .reg_stride =3D 4, - .max_register =3D 0x13c, - .volatile_table =3D &dspi_xspi_volatile_table, + .max_register =3D SPI_SREX, + .volatile_table =3D &dspi_volatile_table, .rd_table =3D &dspi_access_table, .wr_table =3D &dspi_access_table, }, --=20 2.34.1