From nobody Sun Feb 8 13:42:17 2026 Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 40BF723E336 for ; Wed, 21 May 2025 09:28:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747819714; cv=none; b=prnybio5tD+dNerUTZ3snMj+3FxETUkM3lzPub1ExLEJJeBC9Z3AgryvMyJCv1OVMKxAHhaqwZnT1zhSCWHFZanPUENAfDkRojlpGpJoNRviD8zkUWqXnIIE3OMpckA50v+dn7Hqx/85QpbIDqdqQvSCfaUoi+mpj7kXGEa7oT4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747819714; c=relaxed/simple; bh=FKD70PE5Epxp3lEHLPKpUCel+rzHcrPmnKbb2/plsmE=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ppuDDEXrLrPJnEL2h+n86QqmdNYMj4YxZNfT57WaZHJYSlofgeopnY8uexBapQziz0bH0pLvNymS3BEcS5Dbu88WhnZZca/7GpGqB/ni44szmv9IeoO8gAfzIyYxRtGIcXszF/UA4tpT9CMjK+6iF7rD0sdQH8K8dnAdarbJk4c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=dpbYy8La; arc=none smtp.client-ip=209.85.218.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="dpbYy8La" Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-ad5a11c2942so205670566b.3 for ; Wed, 21 May 2025 02:28:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1747819711; x=1748424511; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=K4ZKx8OEuhG5n3iA9Ht1qjJNqikHTEvlSRpqNyHprtI=; b=dpbYy8LarCP2vvASLPTuCPbtlTK7i7/C9YiSAac3EMOUGzMRccHzqO8CB30K7HM2DC Tbd4vxIf3UmUFkZu4AlXr5T2qPm4Gyxt/fW4Pvh1Zw0yKIJfIhVPnNNpamAX3ywWgoSz DYKyHpqbbwK2xIlONSrqbI7m21jA76mupAYuU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747819711; x=1748424511; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=K4ZKx8OEuhG5n3iA9Ht1qjJNqikHTEvlSRpqNyHprtI=; b=QAQzEoWffr/SZ6btuqzXP2QqNSmzRNBh37/YOQwLutbjfULm8Jpzg/khy8uTEmZhvf esZtJ5kh4fZd0vNPPw1gPHlBoffR1wdkQRFHM8X/elmEZaC4t7uH2fG2rfBo0sab4oNe LheZKUxae3AZHPF93CPWWJVdqYS6hf+eluvXGFPe410KtUXQFmKdb+P9Nol1heF01lld 568Y6JED7EK7pnBG+AIwjFlxU50ttnXRVp+fl9KfSa100JPRuaeZhMXh2MetHmsF8+zO ysdK9ncgXpcPCgfaPAOcTRpTaG7gf/SZ2yYZIGQiV6towexqZd8IjGttilNwu3hJD11l PR9g== X-Gm-Message-State: AOJu0YzkNugH6tOHo0Fa+KpJqdJ7I0wgsEX6xWOqHH5ExlZEpmv6aLlC M7d4uAyiJqdGdV/IILlM0H/RKfgWXIP2/wn3LdUU7SlzXSbULeIYjuMH2jxEjTADSyAEDHLdBZ7 +ZP/8 X-Gm-Gg: ASbGncug3zgHrM25BFITgzEutUiLrHEeuoPAb59Hqe4VYNtnkjQ8qSxWTWiXLR7qzpl HE0DVcOxHAchj3ZZjJShBArcPBIUAQYoV5FnfD7riRL9D4vkIblvahZ75iIDU+y56Izi1kt8e5/ 5uMKbQ/30TtyKTpXIsPSPrqgKECVgbHRcVG3H4kSfJ1CZzBqztaVmyf8nsWI433hC5k5pYDVGSC x8xNw1JHpdwpDrt84K5tkOGYwuVXBtB0xaaZ5OUfN6qkRK2JEqSrBtOFDw+oTgLIIEJC+5xQUTI Gy2raHSAsukZizsf8PUVAX8+VtbmXR+jIQr+MaFpWJId13yYP9gRJpQe0cT7ye69o5wykTbeI+q 6+hzaZ/adehXt X-Google-Smtp-Source: AGHT+IFNzWiTTqQss9HBBtI+Nr/N9FAThr7Gi7sc3HVIWm4O6Gp1xrzlrO/3vjZUf5bm0cbWUM6fkQ== X-Received: by 2002:a17:906:5582:b0:ad5:4b4e:e2f9 with SMTP id a640c23a62f3a-ad54b4ee44emr1238839666b.1.1747819711158; Wed, 21 May 2025 02:28:31 -0700 (PDT) Received: from localhost.localdomain ([2001:b07:6474:ebbf:cfc5:5070:d6f4:1d86]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ad52d275d9fsm867442466b.74.2025.05.21.02.28.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 May 2025 02:28:30 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH 1/3] ARM: dts: imx28: add pwm7 muxing options Date: Wed, 21 May 2025 11:28:20 +0200 Message-ID: <20250521092826.1035448-2-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250521092826.1035448-1-dario.binacchi@amarulasolutions.com> References: <20250521092826.1035448-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Signed-off-by: Dario Binacchi --- arch/arm/boot/dts/nxp/mxs/imx28.dtsi | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm/boot/dts/nxp/mxs/imx28.dtsi b/arch/arm/boot/dts/nxp/m= xs/imx28.dtsi index bbea8b77386f..ece46d0e7c7f 100644 --- a/arch/arm/boot/dts/nxp/mxs/imx28.dtsi +++ b/arch/arm/boot/dts/nxp/mxs/imx28.dtsi @@ -755,6 +755,16 @@ MX28_PAD_PWM4__PWM_4 fsl,pull-up =3D ; }; =20 + pwm7_pins_a: pwm7@0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_SAIF1_SDATA0__PWM_7 + >; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + lcdif_24bit_pins_a: lcdif-24bit@0 { reg =3D <0>; fsl,pinmux-ids =3D < --=20 2.43.0 From nobody Sun Feb 8 13:42:17 2026 Received: from mail-ej1-f54.google.com (mail-ej1-f54.google.com [209.85.218.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8469E23FC68 for ; Wed, 21 May 2025 09:28:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747819716; cv=none; b=DAaA0giG5jZDmqeg2HXHXWg+GEsJIhl4Rw3sXA5YJ0OXfOCLjIB0lQIV/5J1ItX0TTZrWIuefTkS7YgFP6KGw1Gf27cP2zrRv/EClvXpB9wCNj8/7MRmY9MbsZzmGq+byvNMhso1tPPLh6aTX6hF5u+cvUSckK4rFXuYH5yk3j8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747819716; c=relaxed/simple; bh=tDQnNA8SdA3gnbnRie5K6VZkCFFZI6Xy6ZUsXfZkuwA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DGQIfuj7lKwjXANzAf7wo69WmRcsZ3tuXl6VztK0YXnU0fhG0JsnmIDF0beoeJandwHilmoYZomn44ZHQ0+mgAGrGFGCDyU8dvtpjnWXz7xM48a/pf2KhbfhQ7vj/khkrr6ZATbipwRhEl4X99HlJ7tl9bcjHxTbTl6z7fV1YcE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=BDF7QWRX; arc=none smtp.client-ip=209.85.218.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="BDF7QWRX" Received: by mail-ej1-f54.google.com with SMTP id a640c23a62f3a-ad56829fabdso520123666b.1 for ; Wed, 21 May 2025 02:28:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1747819712; x=1748424512; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8IZYk2wroPN5tq+OXAjU3VA8cJLAmAbDmT+zR2H07Dg=; b=BDF7QWRXI9JCcICdI7+QyFxhgo/1xN3TJicOqDjdWvfoKZhc7N4kRKNzo9WOd0Doi9 XRza8ALqa/9m9HDOPl8aKEoYgxfs6Bst6WgCNd7x3eph9IYFLZayrCWtFQCWbvcgcAXN UgzIyv1nDNU7cxPseHUqHlpRN0vAXyGg8JDUg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747819712; x=1748424512; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8IZYk2wroPN5tq+OXAjU3VA8cJLAmAbDmT+zR2H07Dg=; b=A3GI0zo2t3vwClGJ+IS+E+8r6yts4ma8spsTLBijYJ2B2mF5JywBqdewH+dyc/Hc9L 5wz6oo9pbKsUNS4+EdQYCItXp3o353VRR3tMA8ug4HulDW8stj8Ms0U5Aa73oXcYQld2 F0GmnEQSglHkRqPVZxzvDK1rLv/ScRwlzERDbDHvoF+iPfu8p4kHaW7NMcEkNKQDI498 rL8pcU1fu/Uu16wWxKQg/oI+A+sVRhEwH/W+2BJZC0ZGhvjbX35LBiHfgpnsuH3AlwkR THnSTJYfLlOGuA7aaG9OQcoFw2SF2QTzwWqXgq+VLT+KfBpLqd6ZxisPX2mBW1cJAntV qyJw== X-Gm-Message-State: AOJu0YwnL6UZiYBcA7ee0o2K1n458zfHIkPTMZaZ50PNtGi3uUWbxwvN 8NoA6UJPelybaIuBgsJOHaZ9TKiz4wUhMEW+/I4Qven9sV8FA0IphjgSq6C5VUByiZA3DZuQtcc QUSWU X-Gm-Gg: ASbGncsdBHgc310v7XRk6XuWI/d3zE7JG6b6o9yzRxmIPy++7zMdJMOb3ZBzzKTT5VA gvzP+oxJDBHQu2pmhwlfurfQDClErYxmyCI6YzWlBgquN6bf+7kb8zWNhm+l90+ZTb4qSdDhaFT wXcm53xXMwgr1FgseBo2mDF1aztJYVDlEJVJJtsMPsXgTC1i0oKgOpmJ/bX8dhCCol1ACFXKlqI qJoBRyo8qfRQuUY5wflCqbZVlpgB0UgS29hGFzQjn66UYLmdDLGuxDOCfRLu/l8NbpMi65Pid7t ukgO4klwPpE/++JMALbj9fsnTDezTNdH0wlM6hUb3G0WoBkEnTrVpClmLIbQK3+8IdGYYmAcEyT zpWPKAvXX6BEVW0NIVexLZEM= X-Google-Smtp-Source: AGHT+IEm0a399896pQ314IkZrz5TfLecuw9Wty/psn9w2yhIO27jQNCSBoC8B6iZKqRINKNhrwWUSQ== X-Received: by 2002:a17:907:6d11:b0:ad2:3b29:4cd7 with SMTP id a640c23a62f3a-ad52d5d4057mr1771891366b.45.1747819712515; Wed, 21 May 2025 02:28:32 -0700 (PDT) Received: from localhost.localdomain ([2001:b07:6474:ebbf:cfc5:5070:d6f4:1d86]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ad52d275d9fsm867442466b.74.2025.05.21.02.28.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 May 2025 02:28:32 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, Dario Binacchi , Alexander Stein , Conor Dooley , Fabio Estevam , Francesco Dolcini , Frieder Schrempf , Heiko Schocher , Krzysztof Kozlowski , Marek Vasut , Max Merchel , Michael Walle , Peng Fan , Rob Herring , Shawn Guo , Tim Harvey , devicetree@vger.kernel.org Subject: [PATCH 2/3] dt-bindings: arm: fsl: add i.MX28 Amarula rmm board Date: Wed, 21 May 2025 11:28:21 +0200 Message-ID: <20250521092826.1035448-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250521092826.1035448-1-dario.binacchi@amarulasolutions.com> References: <20250521092826.1035448-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The board includes the following resources: - 256 Mbytes NAND Flash - 256 Mbytes SRAM - LCD-TFT controller - CAN - USB 2.0 high-speed/full-speed - Ethernet MAC Signed-off-by: Dario Binacchi --- Documentation/devicetree/bindings/arm/fsl.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation= /devicetree/bindings/arm/fsl.yaml index 1b90870958a2..b67f0e71e4c8 100644 --- a/Documentation/devicetree/bindings/arm/fsl.yaml +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -89,6 +89,7 @@ properties: - description: i.MX28 based Boards items: - enum: + - amarula,imx28-rmm - armadeus,imx28-apf28 # APF28 SoM - bluegiga,apx4devkit # Bluegiga APx4 SoM on dev board - crystalfontz,cfa10036 # Crystalfontz CFA-10036 SoM --=20 2.43.0 From nobody Sun Feb 8 13:42:17 2026 Received: from mail-ej1-f51.google.com (mail-ej1-f51.google.com [209.85.218.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C51DC241693 for ; Wed, 21 May 2025 09:28:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747819717; cv=none; b=rpW+M2DGrDhbNPfa7eS+SSm/D1Jd874YEVhDFwrnNNVvC9y6LMoU6EdG7aNi3UkV/43GsKOtsfp5LNi9N1ytosmzuaAkrT4sXwRhOVVVW5pBbjbv+kEuyz3LEqQEep3rUK6dK9dGXpGP/7+Una+ihyO0pXPT9Lyd1qdCfujetvo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747819717; c=relaxed/simple; bh=FomHqmQ14E2Bt24ovsI6OM78X7YORg7U3Xg/Dt8cjMg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=FINKIzvDO++HR+47v/9HWaNxGZKcQ8wuy+DehCIBkNV1CqsotCENsssrwiekY7wRzTFJ1ZrswTuUVPXqEAbrMPj45upw8pZ81qwDaoBwrEc5bMPpK9WmsQlcpzD2TgEODvEIoiOocs3NzXHYGM5t5GtzO0ZDj+PQ1waYNE4zQA8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=ByoxxGDY; arc=none smtp.client-ip=209.85.218.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="ByoxxGDY" Received: by mail-ej1-f51.google.com with SMTP id a640c23a62f3a-ad56cbc7b07so459590966b.0 for ; Wed, 21 May 2025 02:28:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1747819714; x=1748424514; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=88zSqdF1oery5Ifyy1daaJl4Nvz7hA233uJOXHAMsbU=; b=ByoxxGDYwjvdgjhgBRiRr10Pn0MvmVhe9Qge6H4NMTP4G4pF7NXDYcjFrgZ6yq2Y7l AEJlT7bxgcju5FJtniNGGoTbyiQPEXJ6F5e8YUHIk/rEFso1V6J3hvDrLUWnWR78OBEo PGIlyF68riTmZbhVFbEQe4agjfybx3M4oaqr8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747819714; x=1748424514; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=88zSqdF1oery5Ifyy1daaJl4Nvz7hA233uJOXHAMsbU=; b=fBWnv+Tt1X98iXvEuyLMkgzbd/73+crFjH9OAg3RJ+vz06Crz2yr01XzCB2gVv7qdY r5nWOycBATo1QL1yvEOrluT/AI1/7GhMGnCiMcRn9cnX/UV73gdS1vQq3R/jnMaoloQz JdeqYNbU397hceE/HzZ8bGykS82eUufeDMmpTK9QwoongbZ6m1G7+jKKFlg9hyeaR5fF H2UxfKfBORQVEnxs2sBo+wYqHNRWzqKOYCNn5GIpyYS/RE6HNf7AbRQ+JhO3ckp2ghVK yye8jLvDs/mlYjdzWd6ln1dRmCid3Tdxa4vkj1nGHmtrCpntcJuTTXs9P1M9yeVJiC0R CNHA== X-Gm-Message-State: AOJu0YwqenNVh293Gil1T+bXm4H9TdVq+/i7eFUTAG/HmJg7+hc7YBYX o5d14teRzXUFDfNcsSjOnZGINzyXDo6ODJNTCU6ZJ3hj68SeuUcdNMEUQRivgFK2LhjSR2QAJAI GCoE9 X-Gm-Gg: ASbGncu300EfCGx0zeR5ZakCzruunVSOBboYr5Uy416aZvPP7UMzJIL1o9dSl34Vql0 eVbGcy3TYYA0cBtVZr31d7onvLP3qkkr3OxemyZL6xIKiIi2SM2dbFWYNRj+D1HaOyyXhMzoh05 s4Qqw+d21lUgHXO88o5/GcTm+ez14DqaMcjeU1Ij8DOxIrz6qtzugPlBO7pOZC5KvIyd8omE3T9 2EanRSAzpI7FCJ1awOhy6lNs2fg4zyHzC9O38P6nKmZ2+AFy/7WDp2jFUfFSJdf1bSRmN4EsoGt D1YRBVjf0z63bMuQAaPTcxns+vwSzev5zkuMCSNwUz7XKqpehiD7uOu3Bbu77669ht0kGSdpV1D C931EliBVn7LF X-Google-Smtp-Source: AGHT+IHbZ8J/wRZ5lk7VnfS42O+2zQL+znLKT7ZMo3IHYU7HZnK0RacmYNlNgAkU20/pUPem8p2E7Q== X-Received: by 2002:a17:906:4794:b0:ad5:54e0:4c97 with SMTP id a640c23a62f3a-ad554e04df2mr1260109466b.50.1747819713811; Wed, 21 May 2025 02:28:33 -0700 (PDT) Received: from localhost.localdomain ([2001:b07:6474:ebbf:cfc5:5070:d6f4:1d86]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ad52d275d9fsm867442466b.74.2025.05.21.02.28.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 May 2025 02:28:33 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, michael@amarulasolutions.com, Dario Binacchi , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , Shawn Guo , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org Subject: [PATCH 3/3] ARM: dts: mxs: support i.MX28 Amarula rmm board Date: Wed, 21 May 2025 11:28:22 +0200 Message-ID: <20250521092826.1035448-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250521092826.1035448-1-dario.binacchi@amarulasolutions.com> References: <20250521092826.1035448-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The board includes the following resources: - 256 Mbytes NAND Flash - 256 Mbytes SRAM - LCD-TFT controller - CAN - USB 2.0 high-speed/full-speed - Ethernet MAC Signed-off-by: Dario Binacchi --- arch/arm/boot/dts/nxp/mxs/Makefile | 1 + .../boot/dts/nxp/mxs/imx28-amarula-rmm.dts | 302 ++++++++++++++++++ 2 files changed, 303 insertions(+) create mode 100644 arch/arm/boot/dts/nxp/mxs/imx28-amarula-rmm.dts diff --git a/arch/arm/boot/dts/nxp/mxs/Makefile b/arch/arm/boot/dts/nxp/mxs= /Makefile index 96dd31ea19ba..d72ba702b6fa 100644 --- a/arch/arm/boot/dts/nxp/mxs/Makefile +++ b/arch/arm/boot/dts/nxp/mxs/Makefile @@ -5,6 +5,7 @@ dtb-$(CONFIG_ARCH_MXS) +=3D \ imx23-sansa.dtb \ imx23-stmp378x_devb.dtb \ imx23-xfi3.dtb \ + imx28-amarula-rmm.dtb \ imx28-apf28.dtb \ imx28-apf28dev.dtb \ imx28-apx4devkit.dtb \ diff --git a/arch/arm/boot/dts/nxp/mxs/imx28-amarula-rmm.dts b/arch/arm/boo= t/dts/nxp/mxs/imx28-amarula-rmm.dts new file mode 100644 index 000000000000..ce6b34e35e1c --- /dev/null +++ b/arch/arm/boot/dts/nxp/mxs/imx28-amarula-rmm.dts @@ -0,0 +1,302 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2025 Amarula Solutions, Dario Binacchi + */ + +/dts-v1/; +#include "imx28.dtsi" +#include +#include + +/ { + model =3D "Amarula i.MX28 rmm"; + compatible =3D "amarula,imx28-rmm", "fsl,imx28"; + + memory@40000000 { + device_type =3D "memory"; + reg =3D <0x40000000 0x08000000>; + }; + + reg_5v: regulator-5v { + compatible =3D "regulator-fixed"; + regulator-name =3D "5v"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + }; + + reg_3v3: regulator-3v3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-always-on; + }; + + reg_1v8: regulator-1v8 { + compatible =3D "regulator-fixed"; + regulator-name =3D "1v8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + }; + + reg_fec_3v3: regulator-fec-3v3 { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&fec_3v3_enable_pin>; + regulator-name =3D "fec-3v3"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + gpios =3D <&gpio3 27 GPIO_ACTIVE_HIGH>; + enable-active-high; + startup-delay-us =3D <300000>; + vin-supply =3D <®_5v>; + }; + + reg_usb0_vbus: regulator-usb0-vbus { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb0_vbus_enable_pin>; + regulator-name =3D "usb0_vbus"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpio2 5 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; + + reg_usb1_vbus: regulator-usb1-vbus { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb1_vbus_enable_pin>; + regulator-name =3D "usb1_vbus"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + gpio =3D <&gpio2 6 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + }; + + backlight { + compatible =3D "pwm-backlight"; + pwms =3D <&pwm 4 5000000 0>; + brightness-levels =3D <0 255>; + num-interpolated-steps =3D <255>; + default-brightness-level =3D <255>; + power-supply =3D <®_5v>; + }; + + beeper { + compatible =3D "pwm-beeper"; + pwms =3D <&pwm 7 100000 0>; + }; + + leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&leds_pins>; + + led-0 { + label =3D "status"; + gpios =3D <&gpio2 7 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + + led-1 { + label =3D "x22_5"; + gpios =3D <&gpio3 16 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + + led-2 { + label =3D "x22_4"; + gpios =3D <&gpio3 17 GPIO_ACTIVE_HIGH>; + default-state =3D "off"; + }; + }; +}; + +&auart0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&auart0_2pins_a>; + status =3D "okay"; +}; + +&auart1 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&auart1_pins_a>; + status =3D "okay"; +}; + +&can0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&can0_pins_a>; + xceiver-supply =3D <®_3v3>; + status =3D "okay"; +}; + +&duart { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&duart_pins_b>; + status =3D "okay"; +}; + +&duart_pins_b { + fsl,voltage =3D ; +}; + +&gpmi { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&gpmi_pins_a &gpmi_status_cfg>; + status =3D "okay"; +}; + +&i2c0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&i2c0_pins_a>; + status =3D "okay"; + + polytouch: edt-ft5x06@38 { + compatible =3D "edt,edt-ft5x06"; + reg =3D <0x38>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&edt_ft5x06_pins &edt_ft5x06_wake_pin>; + interrupt-parent =3D <&gpio0>; + interrupts =3D <19 IRQ_TYPE_EDGE_RISING>; + reset-gpios =3D <&gpio0 21 GPIO_ACTIVE_LOW>; + wake-gpios =3D <&gpio0 18 GPIO_ACTIVE_HIGH>; + }; +}; + +&lradc { + status =3D "okay"; +}; + +&mac0 { + phy-mode =3D "rmii"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mac0_pins_a>; + phy-supply =3D <®_fec_3v3>; + phy-handle =3D <ðphy>; + status =3D "okay"; + + mdio { + #address-cells =3D <1>; + #size-cells =3D <0>; + + ethphy: ethernet-phy@0 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0>; + max-speed =3D <100>; + reset-gpios =3D <&gpio3 28 GPIO_ACTIVE_LOW>; + reset-assert-us =3D <4000>; + reset-deassert-us =3D <4000>; + }; + }; +}; + +&pinctrl { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hog_pins_a>; + + hog_pins_a: hog-0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_LCD_RESET__GPIO_3_30 /* LCD reset */ + MX28_PAD_SSP2_SS1__GPIO_2_20 /* External power */ + >; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + edt_ft5x06_pins: edt-ft5x06-0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_GPMI_RDY1__GPIO_0_21 /* Reset */ + MX28_PAD_GPMI_CE3N__GPIO_0_19 /* Interrupt */ + >; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + edt_ft5x06_wake_pin: edt-ft5x06-wake-0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + fec_3v3_enable_pin: fec-3v3-enable-0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + leds_pins: leds-0 { + reg =3D <0>; + fsl,pinmux-ids =3D < + MX28_PAD_SSP0_DATA7__GPIO_2_7 + MX28_PAD_PWM0__GPIO_3_16 + MX28_PAD_PWM1__GPIO_3_17 + >; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + usb0_vbus_enable_pin: usb0-vbus-enable-0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; + + usb1_vbus_enable_pin: usb1-vbus-enable-0 { + reg =3D <0>; + fsl,pinmux-ids =3D ; + fsl,drive-strength =3D ; + fsl,voltage =3D ; + fsl,pull-up =3D ; + }; +}; + +&pwm { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pwm4_pins_a &pwm7_pins_a>; + status =3D "okay"; +}; + +&ssp0 { + compatible =3D "fsl,imx28-mmc"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&mmc0_4bit_pins_a &mmc0_sck_cfg>; + status =3D "okay"; + bus-width =3D <4>; + broken-cd; +}; + +&usb0 { + status =3D "okay"; + vbus-supply =3D <®_usb0_vbus>; + dr_mode =3D "host"; +}; + +&usb1 { + status =3D "okay"; + vbus-supply =3D <®_usb1_vbus>; + dr_mode =3D "host"; +}; + +&usbphy0 { + status =3D "okay"; +}; + +&usbphy1 { + status =3D "okay"; +}; --=20 2.43.0