From nobody Mon Feb 9 07:45:00 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 591A32367A3 for ; Wed, 21 May 2025 08:32:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747816352; cv=none; b=g01Rty2O7jGEmkn7ieXrBiwrKNP443ViAAfv0gQUmX5vrZo19oM/PWyvb/jUubco5YFKvo/uNms+ah9X6iBSspWhiviz66h1o+KXfEEpFiYW0YScbtacZtg8HxEtOUbZbkh7dIgXI/YODV2dyIG+h2hF+UAP/bU2SyG42V/q0LU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747816352; c=relaxed/simple; bh=Oe0c/HT/ThhA+Ev7ojrKYh6uc2pxBdtFufKW0Dpogs0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=kHlouyocUSHWYVJ7hofK+zNYiagxrh7Krp4qcoQJRLNuAgfh9bGHX2M8VJxdoPxLPDaLdSdL6kxUZaU3zkq+lbSqW4SFv0Ta0SczECz9RZhg0oq82uUtsq30WOVU957QEOcPRqep6fZ2P/WVxF/TIHqxJv/ZfnzLuGPU+3ffdTQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VT7WU8JW; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VT7WU8JW" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54L5s0C0017331 for ; Wed, 21 May 2025 08:32:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= S76KZTjew8gM/3p7mMZdUV3VYx0eCPcV5iivyT9LkdE=; b=VT7WU8JWJ5GCrNh4 au/VrzCFqb/T82FC0WZtLwfoDa+wN+tKSAK3t1CH2okmBY1S3zS/KUkrNGBug2Io 1xiu0TK9Aob9U+IdKxFQmT6dpbHAITDLAn+H4kxfeoQABcHJyanTFNFJsemGnCOA hhVlWX2VlwMtzlHxmhk0frdNLjVzgMKljTTgTe6SpkVmDEZ0q2QQxH5dCmjfKxYO ofmHNIez5tD98t/yIjp4CRPbBgJjDKR0BkIduUx552Two5JVK7cFsGO0xIeTD0qG DwYLDtDUfYKBiyMMUpHs60vuAxJ5BkjBsHJXUiviCJvJGTQeABEaqjE+kmqmJ51L yA3OZw== Received: from mail-pg1-f199.google.com (mail-pg1-f199.google.com [209.85.215.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46rwfb277q-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 21 May 2025 08:32:28 +0000 (GMT) Received: by mail-pg1-f199.google.com with SMTP id 41be03b00d2f7-b19226b5f7dso4715911a12.0 for ; Wed, 21 May 2025 01:32:28 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747816347; x=1748421147; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=S76KZTjew8gM/3p7mMZdUV3VYx0eCPcV5iivyT9LkdE=; b=iP46Uc3hN/KKriWAtwJGXNezPpe2YzhlF9TrJBN10bHOzsglOylwTF6L4mTjghz3t/ CTRg8PYci/dzy5YY+NVU03ugNrAjIRqE9uz0eK/BC104mGYHGgGn0endOznMQunlALZK RjaLs+XCQtnnLV6EV9+47P5Q1FcLEmKuOR/OapJqBEiaIY6mfsDaVjakcJu6WFTopLa6 xvNhsIR0ZTVEA7eAM5JFPBRT7KT6CKh7ldPTZw3mfKuBor08itmoFOMPACgI3yNgzM9H Ix1Uhq5S87byeoExxb+h/Ct/5JKSB4M+rUxNRzqP0WHWvk6qE3i9YNFdFtdVatVPeiV0 Arsw== X-Forwarded-Encrypted: i=1; AJvYcCVlrykvyHo1cVRWN5e0jmqgWzEar/SqNSHIoP9IkWzjX2iduFupmfW400o2c3hZTsgWYxNSq4FjRSPLk7o=@vger.kernel.org X-Gm-Message-State: AOJu0Ywygs+hrXATqO8rU/1oi4cfVHO0VY74HERCWEYsa6XLm9sjqFS+ ZvLGhX1+ZIoWPTZPYLAdXRpYvJF+t2DZvswbaFeEVjN/KplhFr7FCaX8UAvmCjR2ijo2UDwzzxx lnpzmvyy3nCqcXlblo3N3XlEj4rs97u8Ua3h7F/A3HvPgOwPONwZ2aRyWb3Elp3zijT0= X-Gm-Gg: ASbGncuf6+mso54roWFn+6lRLpossiXILWmdgqGItMrXE3pZuyHME5Nhe5jaKfBMt3v Z+nh2CPmbJVa/5GOzx9uKrh62qz86vMpdZBDWv3TnhfQBusjLm/Yld2sbufD+3Msias0nWL4Nfk rdKPfU6rfEcfGJ+kgkd7EuVnO2BIf3KZLykQwbbbqCwBPn1485ZdWDMDG0IOHdh01Z+DGbE9HDl mf7jdquNdOxuix80LzaIGT/IOn46OM3p2Vb4NBLAE/g22KMcFJTifOkitrFLqsIaAiQlzKF9gt1 0DssJ5RHpIffKonCcbW4u13pPQ== X-Received: by 2002:a17:902:f683:b0:231:fc4b:c04 with SMTP id d9443c01a7336-231fc4b11c7mr244351265ad.17.1747816347434; Wed, 21 May 2025 01:32:27 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGV1xWBfIK43T9/ji+GRLO5chwpRsJB/lkdE0H3gO8bQb2Z1FBbt6swDS+oSfMEBAxBhaMgSg== X-Received: by 2002:a17:902:f683:b0:231:fc4b:c04 with SMTP id d9443c01a7336-231fc4b11c7mr244350865ad.17.1747816347039; Wed, 21 May 2025 01:32:27 -0700 (PDT) Received: from [10.213.103.17] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-233abb99a06sm13194265ad.254.2025.05.21.01.32.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 May 2025 01:32:26 -0700 (PDT) From: Maulik Shah Date: Wed, 21 May 2025 14:02:10 +0530 Subject: [PATCH v2 1/3] soc: qcom: qcom_stats: Add support to read DDR statistic Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250521-ddr_stats_-v2-1-2c54ea4fc071@oss.qualcomm.com> References: <20250521-ddr_stats_-v2-0-2c54ea4fc071@oss.qualcomm.com> In-Reply-To: <20250521-ddr_stats_-v2-0-2c54ea4fc071@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Marijn Suijten , Doug Anderson , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1747816340; l=5258; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=Oe0c/HT/ThhA+Ev7ojrKYh6uc2pxBdtFufKW0Dpogs0=; b=ujNdqZfGze7UgJfqIFYhkIv01bVnGXPPcSyMndyG2IS1LFj+NNu0nOitbNxhGDeB+0mLItUPn 3nWs3e1dwxXCo2C2K9N5i9yfpmwGsZGq43aIHti0GF6sCNCSBDehYv4 X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Proofpoint-ORIG-GUID: fykixQIBG5NJKFfS3KgLvuW33W9SbT7f X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTIxMDA4MiBTYWx0ZWRfXw7zRLa3GFT0g zTk44UQYdee7qu6WDKrgUtvOfO/bGpBs6lOkMk6XN8eoaPint7zySpPqpVufHXW7JpWE6g/41E4 6xGMESn+TI9iqTSMZ+5Kid3M8RRPsq28Blb4lWbj5j5yLigXF+DHrhMzLILlkIkDVrJcHo2+5IN zrr4Pf3Y2vYjFhhSwvzwgssKHBv8OBOcG7Ql9Gc2SpcoQmoaApQ6zzIuVxRob085IPT9A2uXP/g PXafOqJOPeeMHNnLs+LhGfFqnyT8LKZG023b50QUNTWbipGgrp8DVgin/ZYv6kQ2xnZ2B1hCvWx XerB06SB9EB3BL3kGCcElx+Ma07PYqgPnw8M9Lbibxjh5Wlm+nHeKttOivgFh5zQ8fSHM8thoKO 9oyvg8mKSghvt7cfsh2fbqKx2y60tMte8Y9Br2UH4hJRQlpU04RZMzNF74tB/SkLUQsoTChe X-Proofpoint-GUID: fykixQIBG5NJKFfS3KgLvuW33W9SbT7f X-Authority-Analysis: v=2.4 cv=dLCmmPZb c=1 sm=1 tr=0 ts=682d8f9c cx=c_pps a=Oh5Dbbf/trHjhBongsHeRQ==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=4QwxTSDsR6DxlQvKCcYA:9 a=QEXdDO2ut3YA:10 a=_Vgx9l1VpLgwpw_dHYaR:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-21_02,2025-05-20_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 clxscore=1015 adultscore=0 bulkscore=0 phishscore=0 suspectscore=0 impostorscore=0 malwarescore=0 lowpriorityscore=0 mlxlogscore=999 spamscore=0 priorityscore=1501 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505160000 definitions=main-2505210082 DDR statistic provide different DDR LPM and DDR frequency statistic. Add support to read from MSGRAM and display via debugfs. Signed-off-by: Maulik Shah --- drivers/soc/qcom/qcom_stats.c | 99 +++++++++++++++++++++++++++++++++++++++= ++++ 1 file changed, 99 insertions(+) diff --git a/drivers/soc/qcom/qcom_stats.c b/drivers/soc/qcom/qcom_stats.c index 5de99cf59b9fbe32c0580e371c3cc362dfabb895..6ee73268db1d4f69deaf4ff1ee8= cc8e245b76f07 100644 --- a/drivers/soc/qcom/qcom_stats.c +++ b/drivers/soc/qcom/qcom_stats.c @@ -1,8 +1,10 @@ // SPDX-License-Identifier: GPL-2.0-only /* * Copyright (c) 2011-2021, The Linux Foundation. All rights reserved. + * Copyright (c) 2022-2025, Qualcomm Innovation Center, Inc. All rights re= served. */ =20 +#include #include #include #include @@ -24,6 +26,17 @@ #define ACCUMULATED_OFFSET 0x18 #define CLIENT_VOTES_OFFSET 0x20 =20 +#define DDR_STATS_MAGIC_KEY 0xA1157A75 +#define DDR_STATS_MAX_NUM_MODES 20 +#define DDR_STATS_MAGIC_KEY_ADDR 0x0 +#define DDR_STATS_NUM_MODES_ADDR 0x4 +#define DDR_STATS_ENTRY_START_ADDR 0x8 + +#define DDR_STATS_CP_IDX(data) FIELD_GET(GENMASK(4, 0), data) +#define DDR_STATS_LPM_NAME(data) FIELD_GET(GENMASK(7, 0), data) +#define DDR_STATS_TYPE(data) FIELD_GET(GENMASK(15, 8), data) +#define DDR_STATS_FREQ(data) FIELD_GET(GENMASK(31, 16), data) + struct subsystem_data { const char *name; u32 smem_item; @@ -48,12 +61,19 @@ static const struct subsystem_data subsystems[] =3D { =20 struct stats_config { size_t stats_offset; + size_t ddr_stats_offset; size_t num_records; bool appended_stats_avail; bool dynamic_offset; bool subsystem_stats_in_smem; }; =20 +struct ddr_stats_entry { + u32 name; + u32 count; + u64 duration; +}; + struct stats_data { bool appended_stats_avail; void __iomem *base; @@ -122,8 +142,85 @@ static int qcom_soc_sleep_stats_show(struct seq_file *= s, void *unused) return 0; } =20 +static void qcom_ddr_stats_print(struct seq_file *s, struct ddr_stats_entr= y *data) +{ + u32 cp_idx; + + /* + * DDR statistic have two different types of details encoded. + * (1) DDR LPM Stats + * (2) DDR Frequency Stats + * + * The name field have details like which type of DDR stat (bits 8:15) + * along with other details as explained below + * + * In case of DDR LPM stat, name field will be encoded as, + * Bits - Meaning + * 0:7 - DDR LPM name, can be of 0xd4, 0xd3, 0x11 and 0xd0. + * 8:15 - 0x0 (indicates its a LPM stat) + * 16:31 - Unused + * + * In case of DDR FREQ stats, name field will be encoded as, + * Bits - Meaning + * 0:4 - DDR Clock plan index (CP IDX) + * 5:7 - Unused + * 8:15 - 0x1 (indicates its Freq stat) + * 16:31 - Frequency value in Mhz + */ + switch (DDR_STATS_TYPE(data->name)) { + case 0: + seq_printf(s, "DDR LPM Stat Name:0x%x\tcount:%u\tDuration (ticks):%llu\n= ", + DDR_STATS_LPM_NAME(data->name), data->count, data->duration); + break; + case 1: + if (!data->count || !DDR_STATS_FREQ(data->name)) + return; + + cp_idx =3D DDR_STATS_CP_IDX(data->name); + seq_printf(s, "DDR Freq %uMhz:\tCP IDX:%u\tcount:%u\tDuration (ticks):%l= lu\n", + DDR_STATS_FREQ(data->name), cp_idx, data->count, data->duration); + break; + } +} + +static int qcom_ddr_stats_show(struct seq_file *s, void *d) +{ + struct ddr_stats_entry data[DDR_STATS_MAX_NUM_MODES]; + void __iomem *reg =3D (void __iomem *)s->private; + u32 entry_count; + int i; + + entry_count =3D readl_relaxed(reg + DDR_STATS_NUM_MODES_ADDR); + if (entry_count > DDR_STATS_MAX_NUM_MODES) + return -EINVAL; + + reg +=3D DDR_STATS_ENTRY_START_ADDR; + memcpy_fromio(data, reg, sizeof(struct ddr_stats_entry) * entry_count); + + for (i =3D 0; i < entry_count; i++) + qcom_ddr_stats_print(s, &data[i]); + + return 0; +} + DEFINE_SHOW_ATTRIBUTE(qcom_soc_sleep_stats); DEFINE_SHOW_ATTRIBUTE(qcom_subsystem_sleep_stats); +DEFINE_SHOW_ATTRIBUTE(qcom_ddr_stats); + +static void qcom_create_ddr_stat_files(struct dentry *root, void __iomem *= reg, + const struct stats_config *config) +{ + u32 key; + + if (!config->ddr_stats_offset) + return; + + key =3D readl_relaxed(reg + config->ddr_stats_offset + DDR_STATS_MAGIC_KE= Y_ADDR); + if (key =3D=3D DDR_STATS_MAGIC_KEY) + debugfs_create_file("ddr_stats", 0400, root, + (__force void *)reg + config->ddr_stats_offset, + &qcom_ddr_stats_fops); +} =20 static void qcom_create_soc_sleep_stat_files(struct dentry *root, void __i= omem *reg, struct stats_data *d, @@ -212,6 +309,7 @@ static int qcom_stats_probe(struct platform_device *pde= v) =20 qcom_create_subsystem_stat_files(root, config); qcom_create_soc_sleep_stat_files(root, reg, d, config); + qcom_create_ddr_stat_files(root, reg, config); =20 platform_set_drvdata(pdev, root); =20 @@ -254,6 +352,7 @@ static const struct stats_config rpmh_data_sdm845 =3D { =20 static const struct stats_config rpmh_data =3D { .stats_offset =3D 0x48, + .ddr_stats_offset =3D 0xb8, .num_records =3D 3, .appended_stats_avail =3D false, .dynamic_offset =3D false, --=20 2.34.1 From nobody Mon Feb 9 07:45:00 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6396F238175 for ; Wed, 21 May 2025 08:32:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747816365; cv=none; b=RYaC3nUxYxPiVCFz7yXH5r9F+Fmx7vrzQQ9FMl0pb29Z4l+6kYE6fHEg80Rw+eyU2bXINp6neJzjN792tVFM5O015MdBFMgehM1ZSQqjYuGXbYwkn76tmBR9LciB5z9Obeyt5afVLy7TaFSreWuBqb3n/iyx8ovX25/K1veCOG0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747816365; c=relaxed/simple; bh=B90rtJaEdLVGrv1h54uOTMtYopEROylXsM2X/zlsPDA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=el/2f72e3sPXPNtKthj3ejI+f29fcHeUHVtDl5FwS1yqCpUatlNm+Y8EVOSBA1UFWftLMFtV81tGnBZ3Qsbi63ng1YinjmJgXjQ4eyd20jyghDWxWqvushacQSg/gJ2GW4vy+BJ1R1zSLvZ6wsIlIRrA0eROzwVjUQBITbkSxas= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=kERgPdgW; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="kERgPdgW" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54L6HKtX030890 for ; Wed, 21 May 2025 08:32:42 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= q8WlVCilRvu0R8ZkLwU1bjGX+ll6bjMiuOVM1KThDM0=; b=kERgPdgWw+/NE7D4 XhLxrLiULjlDATmiINY1fsDA+uFlBlnxUVajj0tI0C8CsHFOOAp2Fb+Cb1jn9BjF 2/q5xFHo24P5xUyHShMQsjKceFlXwppSWvLLpTo9OuW0jJ3FGQT26xOkuYfOtTvK +V8rlO4ZCn+b3z3OpE4mQQVKdVW6mnYtEc9BN9VqMJGk2hEZhZjLvEsct7jsItkB ZAaxUI1aRSJ1ygxvD47KJyA03eTCLA4SlFkDOW4wHysOskksEOIxsnhfz2Mf5Gwi qorp63aP//niU/4TCqkNXeVWggOMryEaYQVBLKPbQLPkz+f5YXWFTHv18FykkuD3 b0MDuw== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46rwf9t79w-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 21 May 2025 08:32:42 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-7c54e7922a1so1431350285a.2 for ; Wed, 21 May 2025 01:32:41 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747816361; x=1748421161; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=q8WlVCilRvu0R8ZkLwU1bjGX+ll6bjMiuOVM1KThDM0=; b=vLqjSSuwMt6YhntUU4YlRWlS89UEayp7D6QX8vv0L28o2rWy6s1vmz7AzUx6Z3bdfw KfuT2YnKzmY2qU77ldYz7shS+diDo1hp5P8n6lUoCrSdfi2SlL1iQaa3z5g12TWikF4D t0PiBUQy3N0EpeWqk9Cy6sDF1k5UogLHnSICp5lKyrVtPlRnGChM7PGRGpO/eTXkTRfj k5xndu665byatcdC1+hF0VJHLMHa9SgBW0fu064axxGVHSS80sM8wFGRjyJI4PbfYIgQ pyoC2xjrlYSM/mnLXsetn052Ix/v5y0sekqd3d/R2l6fiK+F8L1mMbtQ0UExiZ+Ef24n gdaQ== X-Forwarded-Encrypted: i=1; AJvYcCVDsaIcGD5RyywPoEcsbaKC3keg3wByO7wouGetENJ7Cg3R3tayZWlbps5ssg3CoBFQX6bRLRvM13HtiPw=@vger.kernel.org X-Gm-Message-State: AOJu0Yy6rHLxpcskljw9XrSTGGc/zx1woMFEuyn3kSK5XEYbOzO2427s sY8izEdRGvYlDNioB41pbrFNNLbaYC0kUl4v1BLUnQGMAqSshPCbm5gAqG7Z/1/K9xx9Sg0Dfof OHb2TO0YnsHhBS9dYtT2X3o4pv6+c2z2WBhD5htnJBQ7lZHQ3kmafg2sUAXkFUijh1jsEHaU94r c= X-Gm-Gg: ASbGncu7lmc4uoKlJZ4ji5emlGIQbILyuYkUm55PDBP+0dRugZNUo0SsRCYTIO0jXPF AKd/+yrduSA3HEcqzMrHN1GQY5A2LBlYtyaeDWhx+S3N1rxOdxlE8rzBL6l0/m39a2/qUVPxHbY 4jZn2EVoPNNN6MjXywiZuM0eZb3wnmBC1jQq2ObJL6ScJKd8zXGkUnYbgyi57gUKW8TUDiaztD3 UOYlanI54Yb9424TEmyM/36VsRaxye8sD9bk628IynlJZj1Mbw8wcXrnhhK43if1xch3koFoI7H KCBIYy5qv5ke6mWnpAP3NDFTpA== X-Received: by 2002:a05:620a:290e:b0:7c7:827b:46bf with SMTP id af79cd13be357-7cd47fae083mr2624393285a.39.1747816361035; Wed, 21 May 2025 01:32:41 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHZQqSOAx2Bxa4yRiJZZ0m16zE1B1PlA2lhEyP9p5hl0i+wk6+k2XHsKXXRZEXZW3tGc/2c9w== X-Received: by 2002:a17:902:ef4e:b0:231:cec7:465a with SMTP id d9443c01a7336-231de36b432mr231781865ad.20.1747816350468; Wed, 21 May 2025 01:32:30 -0700 (PDT) Received: from [10.213.103.17] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-233abb99a06sm13194265ad.254.2025.05.21.01.32.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 May 2025 01:32:30 -0700 (PDT) From: Maulik Shah Date: Wed, 21 May 2025 14:02:11 +0530 Subject: [PATCH v2 2/3] soc: qcom: qcom_stats: Add QMP support for syncing ddr stats Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250521-ddr_stats_-v2-2-2c54ea4fc071@oss.qualcomm.com> References: <20250521-ddr_stats_-v2-0-2c54ea4fc071@oss.qualcomm.com> In-Reply-To: <20250521-ddr_stats_-v2-0-2c54ea4fc071@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Marijn Suijten , Doug Anderson , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1747816340; l=2719; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=B90rtJaEdLVGrv1h54uOTMtYopEROylXsM2X/zlsPDA=; b=GBFBCNX5R87eCsqSldgqftv+DUUjDPTkN4YAgA/+62IfTuYkCWkeTptZUqHkB9HJipE5sHsFB mrwcZZhfXWEBLGeXrLJl8FhmxzdS0WsiqYAQbGKm6loYxp882042O3+ X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Authority-Analysis: v=2.4 cv=V9990fni c=1 sm=1 tr=0 ts=682d8faa cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=BT90xxDHZu-g9S-RVkkA:9 a=QEXdDO2ut3YA:10 a=bTQJ7kPSJx9SKPbeHEYW:22 X-Proofpoint-ORIG-GUID: _YKXqtrGft6n3dlJTIr68pVID8uAowrd X-Proofpoint-GUID: _YKXqtrGft6n3dlJTIr68pVID8uAowrd X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTIxMDA4MyBTYWx0ZWRfXx8pwc9PjwRWP lGbWxVOckiXWBXfwtQYXYMbhQ8duISCXvn239Lu6WrUXCgtkWnkTWb6wBkL/4ryMtIggtpS+nNb A54F4/9U2c+iRStN23AsThAwV4xPsP5eMkrXW7kgadv4xU1hJSwv0Ed/Yizy+C7pZK622q2IGEL UWvEi1Kzj5llQBD9nK7pbvo5XMfIKTdcuAKCwibC0IRJZEDZ6MZPtaYJpVzrVcUnfP3HlthFMcN qicZDShuNSAIAlm4F6m9cxAK7JRzi9tuheVcIATIb1oQB9PN70ad2/HbcTz21YF5GC7F0615TRa 5k5FBFdopmVIOffqun+h5JDh2dEK2U1eUG3Dg/i93syem+QXtKYHyaqwlfX25BiJXLboEVoCdwK V71M7Y9SUoFx8CjsAY0VyypeKmh8ojZwh+dl4xOLox+HENTLE47XU1a2ce28+IneU94xHM0d X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-21_02,2025-05-20_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxlogscore=999 bulkscore=0 impostorscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 mlxscore=0 spamscore=0 phishscore=0 suspectscore=0 adultscore=0 malwarescore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505160000 definitions=main-2505210083 Recent SoCs (SM8450 onwards) require QMP command to be sent before reading ddr stats. The duration field of ddr stats will get populated only if QMP command is sent. Add support to send ddr stats freqsync QMP command. Signed-off-by: Maulik Shah --- drivers/soc/qcom/qcom_stats.c | 29 ++++++++++++++++++++++++++++- 1 file changed, 28 insertions(+), 1 deletion(-) diff --git a/drivers/soc/qcom/qcom_stats.c b/drivers/soc/qcom/qcom_stats.c index 6ee73268db1d4f69deaf4ff1ee8cc8e245b76f07..52b0f909bc4a365af77ca7e7fc7= f997ce2c2be9a 100644 --- a/drivers/soc/qcom/qcom_stats.c +++ b/drivers/soc/qcom/qcom_stats.c @@ -13,6 +13,7 @@ #include #include =20 +#include #include #include =20 @@ -37,6 +38,8 @@ #define DDR_STATS_TYPE(data) FIELD_GET(GENMASK(15, 8), data) #define DDR_STATS_FREQ(data) FIELD_GET(GENMASK(31, 16), data) =20 +static struct qmp *qcom_stats_qmp; + struct subsystem_data { const char *name; u32 smem_item; @@ -188,12 +191,28 @@ static int qcom_ddr_stats_show(struct seq_file *s, vo= id *d) struct ddr_stats_entry data[DDR_STATS_MAX_NUM_MODES]; void __iomem *reg =3D (void __iomem *)s->private; u32 entry_count; - int i; + int i, ret; =20 entry_count =3D readl_relaxed(reg + DDR_STATS_NUM_MODES_ADDR); if (entry_count > DDR_STATS_MAX_NUM_MODES) return -EINVAL; =20 + if (qcom_stats_qmp) { + /* + * Recent SoCs (SM8450 onwards) do not have duration field + * populated from boot up onwards for both DDR LPM Stats + * and DDR Frequency Stats. + * + * Send QMP message to Always on processor which will + * populate duration field into MSG RAM area. + * + * Sent everytime to read latest data. + */ + ret =3D qmp_send(qcom_stats_qmp, "{class: ddr, action: freqsync}"); + if (ret) + return ret; + } + reg +=3D DDR_STATS_ENTRY_START_ADDR; memcpy_fromio(data, reg, sizeof(struct ddr_stats_entry) * entry_count); =20 @@ -310,6 +329,14 @@ static int qcom_stats_probe(struct platform_device *pd= ev) qcom_create_subsystem_stat_files(root, config); qcom_create_soc_sleep_stat_files(root, reg, d, config); qcom_create_ddr_stat_files(root, reg, config); + /* + * QMP is used for DDR stats syncing to MSG RAM for recent SoCs (SM8450 o= nwards). + * The prior SoCs do not need QMP handle as the required stats are alread= y present + * in MSG RAM, provided the DDR_STATS_MAGIC_KEY matches. + */ + qcom_stats_qmp =3D qmp_get(&pdev->dev); + if (IS_ERR(qcom_stats_qmp)) + qcom_stats_qmp =3D NULL; =20 platform_set_drvdata(pdev, root); =20 --=20 2.34.1 From nobody Mon Feb 9 07:45:00 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DCCBC23506E for ; Wed, 21 May 2025 08:32:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747816359; cv=none; b=MhKlT/oG46tIKpjJ1qK+iQwZdAvdArCFjsUcc9D7an73aAJUYoNnbFOlB/aXY7Y4aBTnBiP+PKHqAOVQM+Co7ltOSZU17WGe24Btzxl1mvn9IW2/XZ5j755NruVG7tfIr4bkpVWstvYDOLIRm/qsVW/rfrLcySJfEPFHpnSGr8Y= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747816359; c=relaxed/simple; bh=vNy7Hg/TiGtEZictJW89jX/dHyDjn42M2TrCGJb8CAM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=eITOvilr/nj77AxtZnCbbO3RPKWl8JA6of7k8obmZsI1gubWfrAw/eXNIbHhz7qM2Jvf7omPeHhqN143WXmdOcZ8QGrpM5rciK7GK0dDwjc73RIlZuz3kkbfvpMEe0w2Nf/D8s1jdeKK6ohBc6SOQQsFkyqtbyB1n5ruzDhWuoI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=iOFYlVVT; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="iOFYlVVT" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54L5eLCs029021 for ; Wed, 21 May 2025 08:32:36 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 5YbBsH4zeCrmK/Ek4rH6YPASrY2/sAhfKu9QU9dC1zs=; b=iOFYlVVTYd97TA+M ZhChquoX6E6IFjCIlPvWvPuuNRbyUJ+P7AHmRalAXljt09QrAFs92dsrB6bBZ9e5 lSwnO5/ivtlBCRLSpEIiRlcU23HlouBKpAdPAHY6AlJwg/TWpt7pugCxA9ozc4Iy WivM+mSbEy5EU8yVSAW8J1M+XiFi7yXCTrWU/BbPLavE9fOLmmZNBkaq5MZAyU9o eh645nHMU0TdIiVdrLwFfSv1BjRvMYY6zyV+OnK7vui7ua0QyIxnJ9YHP6Ds6YxS L9IiSpFg+R6PLmkWMlOtSbHm3TeN2gpu/QhppQ4GWazyWJS0n2jbHkQgzzWIkC4k ANQB3w== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46rwf029bs-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 21 May 2025 08:32:36 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-231de0e1ca3so44096055ad.0 for ; Wed, 21 May 2025 01:32:35 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747816354; x=1748421154; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=5YbBsH4zeCrmK/Ek4rH6YPASrY2/sAhfKu9QU9dC1zs=; b=iqNFyfzIKikRoRQyXuOHzMrbBWfUBkk7pD1230mZPTrr1LtA8HE1lMZqViDQCP0RGI 6sQqtYd26pXQs+NX6n+g7sHx/Ldu/C0PhfZgLoaYIPVWLZjrJg/CPP4kGFaUG9WfcnME uAX/k24qJzaCAdqcbc0DlwmWcjbiQqg8lWRRbpXV1/pIqeQLtvRlxjNrPiMPaN5iq5Oq QwN66be+HB0fPYM4ciyE7kyrchleE8J97dtiaqDrVLHyOZR7ym3WIcRsM6s/K7bofIsm qxKGkPWXOwc6IOfpFEQQgPqknuKqmLcNDrkgU2PUi8ndNXazE40l0C++zvHaxObtlGXD mN4w== X-Forwarded-Encrypted: i=1; AJvYcCWlAuXDHdV4GBw1lFPloSFVMQqis6/p0XzGKCc/ryrJ9xdQwi2EWjFf0hKtSjvXQViMegxHlOklj3bSS6o=@vger.kernel.org X-Gm-Message-State: AOJu0Yy4/MDgkjFRuQ6N5cYLBLx1kizTAt5he1NMNtpe/qQQyYwrDUcw YlcdnE6RABT1nNjfFjTCswcozerKU+rqUNYxUgaFFDStcqAuVs6hXKUjOnRL1nL/V9Oj8ModO1B zaDlJ3GQAr4cNUfpr8Y0HUscbfeGBYu4wpZ0y5eWVLRq6xvJR2tzG9FW4dEieDOuX+eg= X-Gm-Gg: ASbGncu6KEp/G9tsNeT+wyJvwvSGehA6fjiCM8gXeBnPCIlKc6zfnkfz2YuNUkqjzGp KaPxoITK5hNQ9meemULzP/Qo4w1E3j6aiosSKlGt4EALJeqsF8VYn+3BS3k9ICnz8vRyLvqUrAk KCh8ruv2/Wbfj2rZEzTrhnAmlX2q/AI0O8Hulcpxf+ANLb8GYS9pKPjais8+LQfX1rUQjqAn/yk yPpCGssbgXrmc+9cGmFWRsAoudd+HIeu6MHTqeSjhyNnWFsZvTwfmRB/dFr8RfoZ1FhD4MtQkw7 fPLQPziIzWzz9Mk05FDzdb30eg== X-Received: by 2002:a17:902:f790:b0:223:325c:89f6 with SMTP id d9443c01a7336-231d43d9ba7mr361417065ad.10.1747816354372; Wed, 21 May 2025 01:32:34 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGEy/kg9EaC8vrO7GjPZbBJOrkxGMVByaa++GMMGsnNW1V04OXOaPLDepVmlUhDZHqqoHLiCA== X-Received: by 2002:a17:902:f790:b0:223:325c:89f6 with SMTP id d9443c01a7336-231d43d9ba7mr361416705ad.10.1747816353991; Wed, 21 May 2025 01:32:33 -0700 (PDT) Received: from [10.213.103.17] ([202.46.23.25]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-233abb99a06sm13194265ad.254.2025.05.21.01.32.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 May 2025 01:32:33 -0700 (PDT) From: Maulik Shah Date: Wed, 21 May 2025 14:02:12 +0530 Subject: [PATCH v2 3/3] arm64: dts: qcom: Add QMP handle for qcom_stats Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250521-ddr_stats_-v2-3-2c54ea4fc071@oss.qualcomm.com> References: <20250521-ddr_stats_-v2-0-2c54ea4fc071@oss.qualcomm.com> In-Reply-To: <20250521-ddr_stats_-v2-0-2c54ea4fc071@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Marijn Suijten , Doug Anderson , Maulik Shah X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1747816340; l=2423; i=maulik.shah@oss.qualcomm.com; s=20240109; h=from:subject:message-id; bh=vNy7Hg/TiGtEZictJW89jX/dHyDjn42M2TrCGJb8CAM=; b=gS+r51M4CZgGumTWm6b9SNQ8vTomZ2XokuytEKh4urcNsRHE+aAgwHfYtoySC2y+xfgU27xMx iM9h1yeqTAeD48OfoHC3S+zQAEm4r52VyHdcNvVNkluN3sh0WhTud5H X-Developer-Key: i=maulik.shah@oss.qualcomm.com; a=ed25519; pk=bd9h5FIIliUddIk8p3BlQWBlzKEQ/YW5V+fe759hTWQ= X-Proofpoint-GUID: A5lZrVeSNS-rXqBpW_0ivuUs5tPGX-oJ X-Proofpoint-ORIG-GUID: A5lZrVeSNS-rXqBpW_0ivuUs5tPGX-oJ X-Authority-Analysis: v=2.4 cv=ZP3XmW7b c=1 sm=1 tr=0 ts=682d8fa4 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=GL-xn7CBy2CN3rfaf34A:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTIxMDA4MyBTYWx0ZWRfXzZfvWFSTP/d1 Va56kG31RuNfzUDGRxdc31VuObzJsvmv0t2YbOywLCZeEaAyU/+Y6pJpICemUV7DNGqWCzaPi+M bmOQXHIFbpr8GjlWWlOzjCrbjXLcjBLlcfOrFMrzGF/99DmLTc8uiDkcuuDwp/Tj2TJjyDdr/i6 qrFCRNWw6lHXa3OajX6iYy5MskWAQMysbGt/4HGldiNF+940DYST/HoOkgHNhg3EI2pbKYshiO4 egVScc0jmz93dyaBvvnjAXsfIAeWufjDZOyFF4XFxEMMCAhvRiq4cnjyY35S6A0Zj7NIU1YrT5s pelOctKrhMrvfB1UaOPuR0CT7w6mZpRm324r9ssNl6+PyIZJTf2+H/C3jcDZ1JAoTtGIiH2XSz2 46ZelL4ERT4WrN3Mcym5nWmN/djhcxkAt3fTKMUc8L/zb8OZ/9cDXbRMw7sBMYUrI25idc2S X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-21_02,2025-05-20_03,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 adultscore=0 mlxlogscore=686 suspectscore=0 bulkscore=0 impostorscore=0 phishscore=0 spamscore=0 mlxscore=0 lowpriorityscore=0 clxscore=1015 malwarescore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2505160000 definitions=main-2505210083 Add QMP handle which is used to send QMP command to always on processor to populate DDR stats. Add QMP handle for SM8450/SM8550/SM8650/SM8750. Signed-off-by: Maulik Shah --- arch/arm64/boot/dts/qcom/sm8450.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8550.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8650.dtsi | 1 + arch/arm64/boot/dts/qcom/sm8750.dtsi | 1 + 4 files changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8450.dtsi b/arch/arm64/boot/dts/qco= m/sm8450.dtsi index 54c6d0fdb2afa51084c510eddc341d6087189611..33574ad706b915136546c7f92c7= cd0b8a0d62b7e 100644 --- a/arch/arm64/boot/dts/qcom/sm8450.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8450.dtsi @@ -3739,6 +3739,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible =3D "qcom,rpmh-stats"; reg =3D <0 0x0c3f0000 0 0x400>; + qcom,qmp =3D <&aoss_qmp>; }; =20 spmi_bus: spmi@c400000 { diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qco= m/sm8550.dtsi index 82cabf777cd2c1dc87457aeede913873e7322ec2..e8371a90b9b98fbc12a429def8f= 6246c6418540a 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -3943,6 +3943,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible =3D "qcom,rpmh-stats"; reg =3D <0 0x0c3f0000 0 0x400>; + qcom,qmp =3D <&aoss_qmp>; }; =20 spmi_bus: spmi@c400000 { diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qco= m/sm8650.dtsi index c2937f7217943c4ca91a91eadc8259b2d6a01372..875b5a89d2555f258665c881ee3= d96965b6d7a6a 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -5725,6 +5725,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible =3D "qcom,rpmh-stats"; reg =3D <0 0x0c3f0000 0 0x400>; + qcom,qmp =3D <&aoss_qmp>; }; =20 spmi_bus: spmi@c400000 { diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 149d2ed17641a085d510f3a8eab5a96304787f0c..4c54ed84e2d1ec836438448e2a0= 2b6fe028f4c24 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -2490,6 +2490,7 @@ aoss_qmp: power-management@c300000 { sram@c3f0000 { compatible =3D "qcom,rpmh-stats"; reg =3D <0x0 0x0c3f0000 0x0 0x400>; + qcom,qmp =3D <&aoss_qmp>; }; =20 spmi_bus: spmi@c400000 { --=20 2.34.1