From nobody Mon Feb 9 04:44:36 2026 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8DE131A83E8; Tue, 13 May 2025 15:02:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148581; cv=none; b=jpVtL5Evwik+c1UkRuCa4DGDDeIMjPYHr3Rp3Xe2cdS6YAlQ/wjOwQ+LQ2UVm3hC4Q+62lFy+7tFw7br2qasuRdEdJy+HCZtWj9GElNCE6nt4eWNZldnCPo6XfKqDSl4MSx+YDBd6vUHxEWU71vN1dBzHLMm1wyM03hrFwDC+FM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148581; c=relaxed/simple; bh=v5YY0SZ0PYpJOc41X3mbWN+7Qhji612T5TVNWtMUFmM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eFxe2OfPC5W9U4rp2ooEaGZmqQAn2QU+cp7b3hwgMeIjoBg9WbT80RU07yOjSBiseVenuDbSEBsSRYHl7wP+hi7GF9TzRfwEtEKwHsXHNqFB7O4qfCPtwvOvalth9RtEaiWSneC192V2i7PIoUkEjDYTBk21XX7mS8x1JdKbWrw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b=utYb/EL4; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b="utYb/EL4" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de; s=gloria202408; h=Content-Transfer-Encoding:MIME-Version:References: In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To:Content-Type: Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender: Resent-To:Resent-Cc:Resent-Message-ID; bh=RV3QvTlWfQTkDjPmndYOu91G7Myw8NKGakZkfON1fQE=; b=utYb/EL4RvDbKkhKrPXOMrbWto MmdWPsTo7RL3nrPSkz3EBwx392PRrk1tIbgAuFDm5cqJ5YI2NQmmCJehGz0G2XOsnacsJPshdf4OG ay3NeuQAAjxl7ZrPyvvwX9zIVRgxN5F0+R/gYMplzDE3Nb87RtLRdUyPScqYc1bImWnemp028jEGn Pq2wUcrPIJa1fVOtJxLy2IxQV/0UQG6d/bVeVrNiC3g3r0fJHkHyTa8NF+GgNXNcEumX1OFjtTIVS 8UdOgzRzlmSZu/Eki7gx8Lg3morJCwkjLbqqY6+HNytDtEeXFGI8qwBpz2noUo6cc4Co2NloI0dhz XMqE54xA==; Received: from i53875a50.versanet.de ([83.135.90.80] helo=localhost.localdomain) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1uEr9a-0008L7-VI; Tue, 13 May 2025 17:02:47 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: quentin.schulz@cherry.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Heiko Stuebner Subject: [PATCH v2 1/6] arm64: dts: rockchip: add basic mdio node to px30 Date: Tue, 13 May 2025 17:02:29 +0200 Message-ID: <20250513150234.2331221-2-heiko@sntech.de> X-Mailer: git-send-email 2.47.2 In-Reply-To: <20250513150234.2331221-1-heiko@sntech.de> References: <20250513150234.2331221-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Heiko Stuebner Using snps,reset-* properties for handling the phy-reset is deprecated and instead a real phy node should be defined that then contains the reset-gpios handling. To facilitate this, add the core mdio node under the px30's gmac, similar to how the other Rockchip socs already do this. Signed-off-by: Heiko Stuebner Reviewed-by: Quentin Schulz --- arch/arm64/boot/dts/rockchip/px30.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/arch/arm64/boot/dts/rockchip/px30.dtsi b/arch/arm64/boot/dts/r= ockchip/px30.dtsi index 9137dd76e72c..feabdadfa440 100644 --- a/arch/arm64/boot/dts/rockchip/px30.dtsi +++ b/arch/arm64/boot/dts/rockchip/px30.dtsi @@ -985,6 +985,12 @@ gmac: ethernet@ff360000 { resets =3D <&cru SRST_GMAC_A>; reset-names =3D "stmmaceth"; status =3D "disabled"; + + mdio: mdio { + compatible =3D "snps,dwmac-mdio"; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; }; =20 sdmmc: mmc@ff370000 { --=20 2.47.2 From nobody Mon Feb 9 04:44:36 2026 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8DF031AF0C9; Tue, 13 May 2025 15:02:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148582; cv=none; b=SkWcn5+Cp6TYYh6nJJ4vxYugNbQ5Ex+EPo/Ca2RL9mZq4ARxmUJlKf972aJ6wgAROPXNjPQOGJeYjcrD/Z/BHY4B0bnB3itjuuII6O0wikqKWG9MmEtXrZEzs9pw+ew+ZP/KDfj26xxQgoFQjDbI8fUolyZdbuZSXabogKFgwS8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148582; c=relaxed/simple; bh=m5vCvjfOgtsdOdZeYm5gSkKK2NkNNaRASLMycHBQAyo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=d+AZpCyR1hKEJqQtwkZc4GA1Yc0PfT1/UF/dVwgMl/f94eBHiXMwKauInTJDbgnUxDFtbAE4EOLnv55/oTBNOcSM/k8vJEHOAm4oi2PVebk3AMgJpdoWfH8CbPbc4TMZur9JW+t8sb+ykuKkwkjLSEnVMq+/vche7LSwOFj00LM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b=Z4hI895U; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b="Z4hI895U" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de; s=gloria202408; h=Content-Transfer-Encoding:MIME-Version:References: In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To:Content-Type: Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender: Resent-To:Resent-Cc:Resent-Message-ID; bh=bup6NhA6evSSr2vJWZ/rxyhkcFN8+wVdFF6iyZzNxv0=; b=Z4hI895Uza0VBpF/RhOi6Tt5Mt 8NC2Se+CimmK3/ALd67hCKhcW1+lcNUtzs3XmWv0WBNhQH0cb2NdT7EW7REi+LgzI0twZuecF7r9J ZD95YsCivgVyAmammsEM+xVly38FIOg6oIGMHd++oDvPyFgbZNjy9owaSYRgGRr5MeoTNgriPhCjI p5jHqLaTMPe7VAlx2jBbdDZBDRW2FzxCMiONVU4VXryCzg347oVM0niEGjOxSQCwMjoIU5dAraaCl p9lcGLc954nRZIWGiraDdQ7bgRuWGwW3B7K1x9B6vxSGEhbWd4oOLFGwZ9f3BaFOLAaijH4XsOySb hzduA7DQ==; Received: from i53875a50.versanet.de ([83.135.90.80] helo=localhost.localdomain) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1uEr9b-0008L7-DQ; Tue, 13 May 2025 17:02:47 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: quentin.schulz@cherry.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Heiko Stuebner Subject: [PATCH v2 2/6] arm64: dts: rockchip: move reset to dedicated eth-phy node on ringneck Date: Tue, 13 May 2025 17:02:30 +0200 Message-ID: <20250513150234.2331221-3-heiko@sntech.de> X-Mailer: git-send-email 2.47.2 In-Reply-To: <20250513150234.2331221-1-heiko@sntech.de> References: <20250513150234.2331221-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Heiko Stuebner Using snps,reset-* properties to handle the ethernet-phy resets is deprecated and instead a real phy node should be used. Move the Ringneck phy-reset properties to such a node Signed-off-by: Heiko Stuebner Reviewed-by: Quentin Schulz Tested-by: Quentin Schulz --- .../boot/dts/rockchip/px30-ringneck.dtsi | 22 ++++++++++++++++--- 1 file changed, 19 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/rockchip/px30-ringneck.dtsi b/arch/arm64/b= oot/dts/rockchip/px30-ringneck.dtsi index 142244d52706..ab232e5c7ad6 100644 --- a/arch/arm64/boot/dts/rockchip/px30-ringneck.dtsi +++ b/arch/arm64/boot/dts/rockchip/px30-ringneck.dtsi @@ -83,9 +83,7 @@ &emmc { =20 /* On-module TI DP83825I PHY but no connector, enable in carrierboard */ &gmac { - snps,reset-gpio =3D <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>; - snps,reset-active-low; - snps,reset-delays-us =3D <0 50000 50000>; + phy-handle =3D <&dp83825>; phy-supply =3D <&vcc_3v3>; clock_in_out =3D "output"; }; @@ -344,6 +342,18 @@ &io_domains { status =3D "okay"; }; =20 +&mdio { + dp83825: ethernet-phy@0 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&phy_rst>; + reset-assert-us =3D <50000>; + reset-deassert-us =3D <50000>; + reset-gpios =3D <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>; + }; +}; + &pinctrl { emmc { emmc_reset: emmc-reset { @@ -351,6 +361,12 @@ emmc_reset: emmc-reset { }; }; =20 + ethernet { + phy_rst: phy-rst { + rockchip,pins =3D <3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + leds { module_led_pin: module-led-pin { rockchip,pins =3D <1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; --=20 2.47.2 From nobody Mon Feb 9 04:44:36 2026 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8DEB51ACEC7; Tue, 13 May 2025 15:02:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148582; cv=none; b=QVRchSJTr6ssQn3p8bWL+PBPTpzxVJUliVx7x6oEyytmiRfDZ0nbXZ4QGs0VU86SmkQFQvpgLvmlm/i6lbJoDgbwE8vgUyIVlGNx1MKiZ1/MTQGSh/osDpAEY/+gB1P3xNWkTH05oOsbinsRVxQ8lrlid56zpvQpZ99cC/JIyq4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148582; c=relaxed/simple; bh=CvR8WHWM2jnJoEpIZ5bGL7qBQYCWNZnk21yZqVb2Koo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=SAGa/AFbItdfvkSruG5HWXt5LVSh7gsAdQjobZ7XexneofAA9xolY+SMcjzUTAsHyExYpk8NRq03Z4UCjjjiF5D6vxZY73hHTELvzL6mgqWdkNT54SYFSKS5GTXCQoNAw9g1q+IPfAhfGhr4XjA8ODinehDF5dZ1/4ppPeT5108= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b=q7GndGba; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b="q7GndGba" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de; s=gloria202408; h=Content-Transfer-Encoding:MIME-Version:References: In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To:Content-Type: Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender: Resent-To:Resent-Cc:Resent-Message-ID; bh=1ilQCMhL0zZkQUGRLRjUKYJt6Qmtnyc4KrCcRajmp7I=; b=q7GndGba7U2IXJrZtHLKaH8F/y aezTXJFvr4aYGMRR/W7wFtfDFTk/22muQd4Ogq89hNGOiPvfV2LK1FVocuBWyI288PEf593d6/NIL DjVn1UfFI+nZyKzvEws0MxzEK0dq5p4W9xInQfSWSk0KAjw20LwP3jMbNBvGrxrrCWUk6ruttCGXv 7JVBWw3K4/UrVq3toiQcdVAIzQV4kOcJXfhEvsBecQPCwmFe1XL0a9dZ6HoALf290TAiNdmCGLB4F CVl3+SjeVBOIiAX0xN4wU6YmFt2ahy5eVYRVPLgzMP4A7gzR878Ctrucz/5PsQlOX32WuoZB1IGwv RwWhZK1Q==; Received: from i53875a50.versanet.de ([83.135.90.80] helo=localhost.localdomain) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1uEr9b-0008L7-SY; Tue, 13 May 2025 17:02:47 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: quentin.schulz@cherry.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Heiko Stuebner , Conor Dooley Subject: [PATCH v2 3/6] dt-bindings: arm: rockchip: add PX30-Cobra boards from Theobroma Systems Date: Tue, 13 May 2025 17:02:31 +0200 Message-ID: <20250513150234.2331221-4-heiko@sntech.de> X-Mailer: git-send-email 2.47.2 In-Reply-To: <20250513150234.2331221-1-heiko@sntech.de> References: <20250513150234.2331221-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Heiko Stuebner Cobra are Touchscreen devices built around the PX30 SoC using a variety of display options. The devices feature an EMMC, network port, usb host + OTG ports and a 720x1280 display with a touchscreen. Signed-off-by: Heiko Stuebner Acked-by: Conor Dooley Reviewed-by: Quentin Schulz --- Documentation/devicetree/bindings/arm/rockchip.yaml | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Document= ation/devicetree/bindings/arm/rockchip.yaml index 650fb833d96e..6435c724e682 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -1109,6 +1109,16 @@ properties: - rockchip,rv1126 - rockchip,rv1109 =20 + - description: Theobroma Systems PX30-Cobra + items: + - enum: + - tsd,px30-cobra-ltk050h3146w + - tsd,px30-cobra-ltk050h3146w-a2 + - tsd,px30-cobra-ltk050h3148w + - tsd,px30-cobra-ltk500hd1829 + - const: tsd,px30-cobra + - const: rockchip,px30 + - description: Theobroma Systems PX30-uQ7 with Haikou baseboard items: - const: tsd,px30-ringneck-haikou --=20 2.47.2 From nobody Mon Feb 9 04:44:36 2026 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7CE601C84CE; Tue, 13 May 2025 15:03:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148584; cv=none; b=sML3OwG307eIimksi4DZsBtlUyhlilDCIcg0zrPo0CiMqrWUt5w6DoLgEXxNB7nZ55kZDGaeKLLAkcuQnNrywtFRyZsxQhbgu1XnJR/OQQXf2sxGOl1EdU0fJIcSkdDhCW/Pq3ywgH7Kf1Wvn4W7/XTQWmHcVzntYlFQUufNsH4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148584; c=relaxed/simple; bh=DwLnSGeSGFKJPWzZAcGm3FxMZUfMWe9pfQE2nOSSqi8=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=f45iowO6g531PRoI0C0yPXHmmAV9j897TNB1LhHWNVQAOIYSo126e6nI3rzQ9HD3PUdMcv16ZSTt3SFgF/8hiEk5InQY3bzOfCejppJV1WthA1wcWn603PnqRyLhl9OOefu+LU4ddGhoSu4ZtdxYScRqZLvjvwfhAd/rGG4+iaI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b=e2Axb5qS; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b="e2Axb5qS" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de; s=gloria202408; h=Content-Transfer-Encoding:MIME-Version:References: In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To:Content-Type: Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender: Resent-To:Resent-Cc:Resent-Message-ID; bh=zSlFMJJQOl70tglUWEpuHJzDyso3a26JK6Dc60wjr44=; b=e2Axb5qSbsNMuIJGPZ9bomYr5M kAQqHiALlZqH3OWl9H7E8oqfn0h3A4q2VFpqhGvKrVoVvUyEsdDDUMh6L0du+tgFJEg5rNxexU98W a3JvHSwxn3gFgmTfSJ6f+byeZ+88YLJnlhtn8NvvBmN6tN7LUF765l5dHcesqW741vOQN66eTMmY8 mQSfFqGtyf/U+dIPPRBksR6IOW4ich4HH3/8IJI7YDTfmj7LXJEZLB8sYG+wdv/HcS6UOnBkPKNa8 M8tom1KXx13g+ZTYdf85GMHYliv9XevLiv2iDEcxeKzNkGuQ6DnD4HDlteudsPs2hgCk/9GYqjNCC XclbLnGw==; Received: from i53875a50.versanet.de ([83.135.90.80] helo=localhost.localdomain) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1uEr9c-0008L7-9y; Tue, 13 May 2025 17:02:48 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: quentin.schulz@cherry.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Heiko Stuebner Subject: [PATCH v2 4/6] arm64: dts: rockchip: add px30-cobra base dtsi and board variants Date: Tue, 13 May 2025 17:02:32 +0200 Message-ID: <20250513150234.2331221-5-heiko@sntech.de> X-Mailer: git-send-email 2.47.2 In-Reply-To: <20250513150234.2331221-1-heiko@sntech.de> References: <20250513150234.2331221-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Heiko Stuebner Cobra are Touchscreen devices built around the PX30 SoC using a variety of display options. The devices feature an EMMC, network port, usb host + OTG ports and a 720x1280 display with a touchscreen. Signed-off-by: Heiko Stuebner Reviewed-by: Quentin Schulz --- arch/arm64/boot/dts/rockchip/Makefile | 4 + .../rockchip/px30-cobra-ltk050h3146w-a2.dts | 39 ++ .../dts/rockchip/px30-cobra-ltk050h3146w.dts | 39 ++ .../dts/rockchip/px30-cobra-ltk050h3148w.dts | 39 ++ .../dts/rockchip/px30-cobra-ltk500hd1829.dts | 73 +++ arch/arm64/boot/dts/rockchip/px30-cobra.dtsi | 566 ++++++++++++++++++ 6 files changed, 760 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/px30-cobra-ltk050h3146w-a2= .dts create mode 100644 arch/arm64/boot/dts/rockchip/px30-cobra-ltk050h3146w.dts create mode 100644 arch/arm64/boot/dts/rockchip/px30-cobra-ltk050h3148w.dts create mode 100644 arch/arm64/boot/dts/rockchip/px30-cobra-ltk500hd1829.dts create mode 100644 arch/arm64/boot/dts/rockchip/px30-cobra.dtsi diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/ro= ckchip/Makefile index 3e8771ef69ba..8151e8bb1cd3 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -1,4 +1,8 @@ # SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-cobra-ltk050h3146w-a2.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-cobra-ltk050h3146w.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-cobra-ltk050h3148w.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-cobra-ltk500hd1829.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-evb.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-engicam-px30-core-ctouch2.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-engicam-px30-core-ctouch2-of10.dtb diff --git a/arch/arm64/boot/dts/rockchip/px30-cobra-ltk050h3146w-a2.dts b/= arch/arm64/boot/dts/rockchip/px30-cobra-ltk050h3146w-a2.dts new file mode 100644 index 000000000000..1d26164be7b8 --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/px30-cobra-ltk050h3146w-a2.dts @@ -0,0 +1,39 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Cherry Embedded Solutions GmbH + */ + +/dts-v1/; +#include "px30-cobra.dtsi" + +/ { + model =3D "Theobroma Systems Cobra with LTK050H3146W-A2 Display"; + compatible =3D "tsd,px30-cobra-ltk050h3146w-a2", "tsd,px30-cobra", "rockc= hip,px30"; +}; + +&dsi { + status =3D "okay"; + + panel@0 { + compatible =3D "leadtek,ltk050h3146w-a2"; + reg =3D <0>; + backlight =3D <&backlight>; + iovcc-supply =3D <&vcc_1v8>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&dsp_rst>; + reset-gpios =3D <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>; + vci-supply =3D <&vcc_2v8>; + + port { + mipi_in_panel: endpoint { + remote-endpoint =3D <&mipi_out_panel>; + }; + }; + }; +}; + +&dsi_out { + mipi_out_panel: endpoint { + remote-endpoint =3D <&mipi_in_panel>; + }; +}; diff --git a/arch/arm64/boot/dts/rockchip/px30-cobra-ltk050h3146w.dts b/arc= h/arm64/boot/dts/rockchip/px30-cobra-ltk050h3146w.dts new file mode 100644 index 000000000000..82c6acdb4fae --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/px30-cobra-ltk050h3146w.dts @@ -0,0 +1,39 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Cherry Embedded Solutions GmbH + */ + +/dts-v1/; +#include "px30-cobra.dtsi" + +/ { + model =3D "Theobroma Systems Cobra with LTK050H3146W Display"; + compatible =3D "tsd,px30-cobra-ltk050h3146w", "tsd,px30-cobra", "rockchip= ,px30"; +}; + +&dsi { + status =3D "okay"; + + panel@0 { + compatible =3D "leadtek,ltk050h3146w"; + reg =3D <0>; + backlight =3D <&backlight>; + iovcc-supply =3D <&vcc_1v8>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&dsp_rst>; + reset-gpios =3D <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>; + vci-supply =3D <&vcc_2v8>; + + port { + mipi_in_panel: endpoint { + remote-endpoint =3D <&mipi_out_panel>; + }; + }; + }; +}; + +&dsi_out { + mipi_out_panel: endpoint { + remote-endpoint =3D <&mipi_in_panel>; + }; +}; diff --git a/arch/arm64/boot/dts/rockchip/px30-cobra-ltk050h3148w.dts b/arc= h/arm64/boot/dts/rockchip/px30-cobra-ltk050h3148w.dts new file mode 100644 index 000000000000..94449132df38 --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/px30-cobra-ltk050h3148w.dts @@ -0,0 +1,39 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Cherry Embedded Solutions GmbH + */ + +/dts-v1/; +#include "px30-cobra.dtsi" + +/ { + model =3D "Theobroma Systems Cobra with ltk050h3148w Display"; + compatible =3D "tsd,px30-cobra-ltk050h3148w", "tsd,px30-cobra", "rockchip= ,px30"; +}; + +&dsi { + status =3D "okay"; + + panel@0 { + compatible =3D "leadtek,ltk050h3148w"; + reg =3D <0>; + backlight =3D <&backlight>; + iovcc-supply =3D <&vcc_1v8>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&dsp_rst>; + reset-gpios =3D <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>; + vci-supply =3D <&vcc_2v8>; + + port { + mipi_in_panel: endpoint { + remote-endpoint =3D <&mipi_out_panel>; + }; + }; + }; +}; + +&dsi_out { + mipi_out_panel: endpoint { + remote-endpoint =3D <&mipi_in_panel>; + }; +}; diff --git a/arch/arm64/boot/dts/rockchip/px30-cobra-ltk500hd1829.dts b/arc= h/arm64/boot/dts/rockchip/px30-cobra-ltk500hd1829.dts new file mode 100644 index 000000000000..d7b639e7ccab --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/px30-cobra-ltk500hd1829.dts @@ -0,0 +1,73 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Cherry Embedded Solutions GmbH + */ + +/dts-v1/; +#include "px30-cobra.dtsi" + +/ { + model =3D "Theobroma Systems Cobra prototype with LTK500HD1829 Display"; + compatible =3D "tsd,px30-cobra-ltk500hd1829", "tsd,px30-cobra", "rockchip= ,px30"; + + aliases { + mmc1 =3D &sdmmc; + }; +}; + +&dsi { + status =3D "okay"; + + panel@0 { + compatible =3D "leadtek,ltk500hd1829"; + reg =3D <0>; + backlight =3D <&backlight>; + iovcc-supply =3D <&vcc_1v8>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&dsp_rst>; + reset-gpios =3D <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>; + vcc-supply =3D <&vcc_2v8>; + + port { + mipi_in_panel: endpoint { + remote-endpoint =3D <&mipi_out_panel>; + }; + }; + }; +}; + +&dsi_out { + mipi_out_panel: endpoint { + remote-endpoint =3D <&mipi_in_panel>; + }; +}; + +&pinctrl { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&cobra_pin_hog>, <&cobra_proto_hog>; + + hog { + cobra_proto_hog: cobra-proto-hog { + rockchip,pins =3D + /* STUSB4500 open drain outout POWER_OK2, needs pull-up */ + <3 RK_PB1 RK_FUNC_GPIO &pcfg_pull_up>, + /* STUSB4500 open drain outout POWER_OK3, needs pull-up */ + <3 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&sdmmc { + bus-width =3D <4>; + broken-cd; + cap-sd-highspeed; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&sdmmc_clk &sdmmc_cmd &sdmmc_bus4>; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-sdr104; + vmmc-supply =3D <&vccio_sd>; + vqmmc-supply =3D <&vccio_sd>; + status =3D "okay"; +}; diff --git a/arch/arm64/boot/dts/rockchip/px30-cobra.dtsi b/arch/arm64/boot= /dts/rockchip/px30-cobra.dtsi new file mode 100644 index 000000000000..77626f0d0a06 --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/px30-cobra.dtsi @@ -0,0 +1,566 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Cherry Embedded Solutions GmbH + */ + +/dts-v1/; +#include +#include +#include +#include +#include "px30.dtsi" + +/ { + aliases { + ethernet0 =3D &gmac; + mmc0 =3D &emmc; + }; + + chosen { + stdout-path =3D "serial5:115200n8"; + }; + + backlight: backlight { + compatible =3D "pwm-backlight"; + power-supply =3D <&vcc5v0_sys>; + pwms =3D <&pwm0 0 25000 0>; + }; + + beeper { + compatible =3D "pwm-beeper"; + pwms =3D <&pwm1 0 1000 0>; + }; + + emmc_pwrseq: emmc-pwrseq { + compatible =3D "mmc-pwrseq-emmc"; + pinctrl-0 =3D <&emmc_reset>; + pinctrl-names =3D "default"; + reset-gpios =3D <&gpio1 RK_PB3 GPIO_ACTIVE_HIGH>; + }; + + gpio-leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&heartbeat_led_pin>; + + /* + * LED14 on the PCB. Typically NOT populated. + */ + led-0 { + color =3D ; + gpios =3D <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>; + label =3D "heartbeat"; + linux,default-trigger =3D "heartbeat"; + }; + }; + + pwm-leds { + compatible =3D "pwm-leds"; + + ring_red: led-0 { + color =3D ; + default-state =3D "off"; + label =3D "ring_red"; + pwms =3D <&pwm5 0 1000000 0>; + max-brightness =3D <255>; + }; + + ring_green: led-1 { + color =3D ; + default-state =3D "off"; + label =3D "ring_green"; + pwms =3D <&pwm6 0 1000000 0>; + max-brightness =3D <255>; + }; + + ring_blue: led-2 { + color =3D ; + default-state =3D "off"; + label =3D "ring_blue"; + pwms =3D <&pwm7 0 1000000 0>; + max-brightness =3D <255>; + }; + }; + + /* also named 5V_Q7 in schematics */ + vcc5v0_sys: regulator-vccsys { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc5v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; +}; + +&cpu0 { + cpu-supply =3D <&vdd_arm>; +}; + +&cpu1 { + cpu-supply =3D <&vdd_arm>; +}; + +&cpu2 { + cpu-supply =3D <&vdd_arm>; +}; + +&cpu3 { + cpu-supply =3D <&vdd_arm>; +}; + +&display_subsystem { + status =3D "okay"; +}; + +&dsi_dphy { + status =3D "okay"; +}; + +&emmc { + bus-width =3D <8>; + cap-mmc-highspeed; + /* + * For hs200 support, U-Boot would have to set the RK809 DCDC4 + * rail to 1.8V from the default of 3.0V. It doesn't do that on + * devices out in the field, so disable hs200. + * mmc-hs200-1_8v; + */ + mmc-pwrseq =3D <&emmc_pwrseq>; + non-removable; + vmmc-supply =3D <&vcc_3v3>; + vqmmc-supply =3D <&vcc_emmc>; + status =3D "okay"; +}; + +&gmac { + clock_in_out =3D "output"; + phy-handle =3D <&dp83825>; + phy-supply =3D <&vcc_3v3>; + status =3D "okay"; +}; + +&gpu { + mali-supply =3D <&vdd_log>; + status =3D "okay"; +}; + +/* I2C0 =3D PMIC, STUSB4500, RTC */ +&i2c0 { + status =3D "okay"; + + rk809: pmic@20 { + compatible =3D "rockchip,rk809"; + reg =3D <0x20>; + #clock-cells =3D <0>; + clock-output-names =3D "xin32k"; + interrupt-parent =3D <&gpio0>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pmic_int>; + wakeup-source; + system-power-controller; + + vcc1-supply =3D <&vcc5v0_sys>; + vcc2-supply =3D <&vcc5v0_sys>; + vcc3-supply =3D <&vcc5v0_sys>; + vcc4-supply =3D <&vcc5v0_sys>; + vcc5-supply =3D <&vcc_3v3>; + vcc6-supply =3D <&vcc_3v3>; + vcc7-supply =3D <&vcc_3v3>; + vcc9-supply =3D <&vcc5v0_sys>; + + regulators { + vdd_log: DCDC_REG1 { + regulator-name =3D "vdd_log"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <950000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <6001>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <950000>; + }; + }; + + vdd_arm: DCDC_REG2 { + regulator-name =3D "vdd_arm"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <950000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <6001>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <950000>; + }; + }; + + vcc_ddr: DCDC_REG3 { + regulator-name =3D "vcc_ddr"; + regulator-always-on; + regulator-boot-on; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_3v0_1v8: vcc_emmc: DCDC_REG4 { + regulator-name =3D "vcc_3v0_1v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3000000>; + }; + }; + + vcc_3v3: DCDC_REG5 { + regulator-name =3D "vcc_3v3"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + + vcc_1v8: LDO_REG2 { + regulator-name =3D "vcc_1v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vcc_1v0: LDO_REG3 { + regulator-name =3D "vcc_1v0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1000000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1000000>; + }; + }; + + vcc_2v8: LDO_REG4 { + regulator-name =3D "vcc_2v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <2800000>; + }; + }; + + /* + * vccio_sd also supplies the vmmc supply on prototypes + * with sd-slots, so needs to stay single voltage for + * those. Production models don't have sd-slots anymore + * and only supply vccio2 from this regulator. + */ + vccio_sd: LDO_REG5 { + regulator-name =3D "vccio_sd"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3000000>; + }; + }; + + /* vcc_sdio also supplies the pull-up resistors for i2c1 */ + vcc_sdio: LDO_REG6 { + regulator-name =3D "vcc_sdio"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + + vcc_lcd: LDO_REG7 { + regulator-name =3D "vcc_lcd"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1000000>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <1000000>; + }; + }; + + vcc_1v8_lcd: LDO_REG8 { + regulator-name =3D "vcc_1v8_lcd"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vcca_1v8: LDO_REG9 { + regulator-name =3D "vcca_1v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + }; + }; +}; + +&i2c1 { + clock-frequency =3D <100000>; + status =3D "okay"; +}; + +&i2c2 { + clock-frequency =3D <100000>; + i2c-scl-falling-time-ns =3D <50>; + i2c-scl-rising-time-ns =3D <300>; + status =3D "okay"; + + touchscreen@14 { + compatible =3D "goodix,gt911"; + reg =3D <0x14>; + AVDD28-supply =3D <&vcc_2v8>; + interrupt-parent =3D <&gpio0>; + interrupts =3D ; + irq-gpios =3D <&gpio0 RK_PA1 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&tch_int &tch_rst>; + reset-gpios =3D <&gpio0 RK_PB5 GPIO_ACTIVE_HIGH>; + touchscreen-inverted-x; + VDDIO-supply =3D <&vcc_3v3>; + }; +}; + +/* + * Enable pull-ups to prevent floating pins when the touch + * panel is not connected. + */ +&i2c2_xfer { + rockchip,pins =3D + <2 RK_PB7 2 &pcfg_pull_up>, + <2 RK_PC0 2 &pcfg_pull_up>; +}; + +&io_domains { + vccio1-supply =3D <&vcc_sdio>; + vccio2-supply =3D <&vccio_sd>; + vccio3-supply =3D <&vcc_3v3>; + vccio4-supply =3D <&vcc_3v3>; + vccio5-supply =3D <&vcc_1v8>; + vccio6-supply =3D <&vcc_emmc>; + status =3D "okay"; +}; + +&mdio { + dp83825: ethernet-phy@0 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&phy_rst>; + reset-assert-us =3D <50000>; + reset-deassert-us =3D <50000>; + reset-gpios =3D <&gpio2 RK_PB6 GPIO_ACTIVE_LOW>; + }; +}; + +&pinctrl { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&cobra_pin_hog>; + + hog { + cobra_pin_hog: cobra-pin-hog { + rockchip,pins =3D + /* USB_HUB2_RESET */ + <0 RK_PA5 RK_FUNC_GPIO &pcfg_output_high>, + /* USB_HUB1_RESET */ + <0 RK_PB4 RK_FUNC_GPIO &pcfg_output_high>, + /* The default pull-down can keep the IC in reset. */ + <3 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>; + /* USB-A 5V enable */ + <3 RK_PC0 RK_FUNC_GPIO &pcfg_output_high>, + /* USB-A data enable */ + <3 RK_PD3 RK_FUNC_GPIO &pcfg_output_high>, + }; + }; + + emmc { + emmc_reset: emmc-reset { + rockchip,pins =3D + <1 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + ethernet { + phy_rst: phy-rst { + rockchip,pins =3D + <2 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + leds { + heartbeat_led_pin: heartbeat-led-pin { + rockchip,pins =3D + <0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + panel { + dsp_rst: dsp-rst { + rockchip,pins =3D + <0 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + tch_int: tch-int { + rockchip,pins =3D + <0 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + tch_rst: tch-rst { + rockchip,pins =3D + <0 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + pmic { + pmic_int: pmic-int { + rockchip,pins =3D + <0 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&pmu_io_domains { + pmuio1-supply =3D <&vcc_3v3>; + pmuio2-supply =3D <&vcc_3v3>; + status =3D "okay"; +}; + +&pwm0 { + status =3D "okay"; +}; + +&pwm1 { + status =3D "okay"; +}; + +&pwm5 { + status =3D "okay"; +}; + +&pwm6 { + status =3D "okay"; +}; + +&pwm7 { + status =3D "okay"; +}; + +&saradc { + vref-supply =3D <&vcc_1v8>; + status =3D "okay"; +}; + +&tsadc { + status =3D "okay"; +}; + +&u2phy { + status =3D "okay"; +}; + +&u2phy_host { + status =3D "okay"; +}; + +&u2phy_otg { + status =3D "okay"; +}; + +&uart1 { + /delete-property/ dmas; + /delete-property/ dma-names; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&uart1_xfer>; + status =3D "okay"; +}; + +&uart5 { + pinctrl-0 =3D <&uart5_xfer>; + status =3D "okay"; +}; + +&usb20_otg { + status =3D "okay"; +}; + +&usb_host0_ehci { + status =3D "okay"; +}; + +&usb_host0_ohci { + status =3D "okay"; +}; + +&vopb { + status =3D "okay"; +}; + +&vopb_mmu { + status =3D "okay"; +}; + +&vopl { + status =3D "disabled"; +}; + +&vopl_mmu { + status =3D "disabled"; +}; + +&wdt { + status =3D "okay"; +}; --=20 2.47.2 From nobody Mon Feb 9 04:44:36 2026 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0D0FE2BE7A6; Tue, 13 May 2025 15:03:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148585; cv=none; b=cWCouMKEPCImlPEgyH3A4UZGiNwyExC0ptQ+FjG4TUjRvrc7e417VmvJo/HDAU1QX8M9FkfAuham0TrLNXCw2A2scR18laC6uPnInEoIx//SDLelZr/ccln9a7YB2T/VcpmIdbQ6XQWr29SoyRTuwwSbQwlQdcKrI8be7zJaads= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148585; c=relaxed/simple; bh=MzP853kfTzrQLxH3q61RtSYRjD2zGOvdhEiDd1AapCw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=LikN2i2BtZ/ysjj8yw5H9oxSPDT2uKgXci35VsUa7PfcT5FWNr0NaWzI3aSgplJx+sUJeLN0Vv91toY4bkCuje8OJhdubb8qfBy8YmSTtIoWahgG3qZOUmpaZbwVMuSteKPEmueZC/Phx8Z0wJMyMKvgQzgI1/P6zwIOy5P4k74= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b=p62HqCjv; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b="p62HqCjv" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de; s=gloria202408; h=Content-Transfer-Encoding:MIME-Version:References: In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To:Content-Type: Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender: Resent-To:Resent-Cc:Resent-Message-ID; bh=fkwdOn5n0SYL4gFgl3/rMnyEKOjKxd4O0ZvjvmC/+0A=; b=p62HqCjvIbL9XCbvEHKv8qdeGu HTunAre0nqDOI72blUMU1ky+rJlmewv1XfMvrmqYcAQIFa2EavIvFJ2wNKNZJgj+pcHAesYKgyHhA TCc2bqaOOXcWZCQrQfA9n2eUGSrSEXN6VNG4kMxJaUGV7obTdYVDYu7i33uKUV3ZfA3o8vzDCpU1V M+6uTybs3s2dTVY1Lzs7H77OEFQR+GpSjM8rwPo0UcVehortM+WCKRk03dOagKoUn2jMeUcX1QHuD UN1prPDCHE3yGJX6HNZ0RGWkCBZbNimdp2h4niJxmamh/sgIvC0KGcycQsrl4NJ+2IndJ63Rc4Vhr ywQ4Betg==; Received: from i53875a50.versanet.de ([83.135.90.80] helo=localhost.localdomain) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1uEr9c-0008L7-Oq; Tue, 13 May 2025 17:02:48 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: quentin.schulz@cherry.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Heiko Stuebner , Conor Dooley Subject: [PATCH v2 5/6] dt-bindings: arm: rockchip: add PX30-PP1516 boards from Theobroma Systems Date: Tue, 13 May 2025 17:02:33 +0200 Message-ID: <20250513150234.2331221-6-heiko@sntech.de> X-Mailer: git-send-email 2.47.2 In-Reply-To: <20250513150234.2331221-1-heiko@sntech.de> References: <20250513150234.2331221-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Heiko Stuebner PP1516 are Touchscreen devices built around the PX30 SoC and companion devices to PX30-Cobra, again with multiple display options. The devices feature an EMMC, OTG port and a 720x1280 display with a touchscreen and camera Signed-off-by: Heiko Stuebner Acked-by: Conor Dooley Reviewed-by: Quentin Schulz --- Documentation/devicetree/bindings/arm/rockchip.yaml | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Document= ation/devicetree/bindings/arm/rockchip.yaml index 6435c724e682..58af37b4d6b8 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -1119,6 +1119,14 @@ properties: - const: tsd,px30-cobra - const: rockchip,px30 =20 + - description: Theobroma Systems PX30-PP1516 + items: + - enum: + - tsd,px30-pp1516-ltk050h3146w-a2 + - tsd,px30-pp1516-ltk050h3148w + - const: tsd,px30-pp1516 + - const: rockchip,px30 + - description: Theobroma Systems PX30-uQ7 with Haikou baseboard items: - const: tsd,px30-ringneck-haikou --=20 2.47.2 From nobody Mon Feb 9 04:44:36 2026 Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7EE301DDC37; Tue, 13 May 2025 15:03:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148582; cv=none; b=LXph4OketG/pxAgPtc6+iExAOqs4YIttBcNJtzgNfzFl7gofRyNMUzKuyN9EfsgFEwnDSvwlr7HoPw+QaIgNF9ShbAfH5xrlCHA2QzVOp1Q46lsecYVjRPPvFjpA7opxPvMKG84e9XWfZodhIq1mHJF7QvHjfna5gSZADgRC/38= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747148582; c=relaxed/simple; bh=5Wan9BKPnkriXyK42baB0i2uWH9fHkvxaVvN5MyetIw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=pu+p9gMqUgZV9ooHzoUmSXdW2wLJCtuPLG7XhUKjQtQWJJQ5osxWjfnNEc/d696JnsSPPAm+2b9Ri1b6xvBjY8ghyT8dUl8et5kH4B30mL4RYKt/Lzko1cN/sbY9YPtGOw7+9juDbiwjO37sfkTlL2NDnX0JQnHFfWH7reTOYqM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b=Xxr2g0ym; arc=none smtp.client-ip=185.11.138.130 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b="Xxr2g0ym" DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de; s=gloria202408; h=Content-Transfer-Encoding:MIME-Version:References: In-Reply-To:Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To:Content-Type: Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender: Resent-To:Resent-Cc:Resent-Message-ID; bh=9MOIiVlkFmJiHR6H9Y3gRKMrHtAOOxkJQoBIEkYY0hI=; b=Xxr2g0ym1U/EmuoRB9fUtYnRuv 0+3pSPSMvlY4DFogeT3ScpQiSQHIX9rgM5gQ1cbmVymt0vRK/sQy4bYzHGlxFdq2oEubBZYNVYS/h 01q8TGl09VfByNxEQS1a+OPA3m8OqR5TL0khowSMmMj5jS4gPcTImhH2MKgDdcQ31BM4Lg7aAfW5S aPlWUJzi7jMkEtfcJCtIJz0/39+Yc5Yzs+ACUbVbrbidscAPJgGpwx0QRMHtlioRm/hIm1yAQwSES eaRini1b5pDrlj26pN4mzirNeqXDGi2NKcIvfwg2OpKjkumTiQC7dRYjveWSYFxpd1xNM0rEgYH7z gCpVzQuw==; Received: from i53875a50.versanet.de ([83.135.90.80] helo=localhost.localdomain) by gloria.sntech.de with esmtpsa (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 (Exim 4.94.2) (envelope-from ) id 1uEr9d-0008L7-6N; Tue, 13 May 2025 17:02:49 +0200 From: Heiko Stuebner To: heiko@sntech.de Cc: quentin.schulz@cherry.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, Heiko Stuebner Subject: [PATCH v2 6/6] arm64: dts: rockchip: add px30-pp1516 base dtsi and board variants Date: Tue, 13 May 2025 17:02:34 +0200 Message-ID: <20250513150234.2331221-7-heiko@sntech.de> X-Mailer: git-send-email 2.47.2 In-Reply-To: <20250513150234.2331221-1-heiko@sntech.de> References: <20250513150234.2331221-1-heiko@sntech.de> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Heiko Stuebner PP1516 are Touchscreen devices built around the PX30 SoC and companion devices to PX30-Cobra, again with multiple display options. The devices feature an EMMC, OTG port and a 720x1280 display with a touchscreen and camera Signed-off-by: Heiko Stuebner Reviewed-by: Quentin Schulz --- arch/arm64/boot/dts/rockchip/Makefile | 2 + .../rockchip/px30-pp1516-ltk050h3146w-a2.dts | 39 ++ .../dts/rockchip/px30-pp1516-ltk050h3148w.dts | 39 ++ arch/arm64/boot/dts/rockchip/px30-pp1516.dtsi | 599 ++++++++++++++++++ 4 files changed, 679 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/px30-pp1516-ltk050h3146w-a= 2.dts create mode 100644 arch/arm64/boot/dts/rockchip/px30-pp1516-ltk050h3148w.d= ts create mode 100644 arch/arm64/boot/dts/rockchip/px30-pp1516.dtsi diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/ro= ckchip/Makefile index 8151e8bb1cd3..899113f88a29 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -8,6 +8,8 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-engicam-px30-core-cto= uch2.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-engicam-px30-core-ctouch2-of10.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-engicam-px30-core-edimm2.2.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-firefly-jd4-core-mb.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-pp1516-ltk050h3146w-a2.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-pp1516-ltk050h3148w.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-ringneck-haikou.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-ringneck-haikou-lvds-9904379.dtbo dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D px30-ringneck-haikou-video-demo.dtbo diff --git a/arch/arm64/boot/dts/rockchip/px30-pp1516-ltk050h3146w-a2.dts b= /arch/arm64/boot/dts/rockchip/px30-pp1516-ltk050h3146w-a2.dts new file mode 100644 index 000000000000..b71929bcb33e --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/px30-pp1516-ltk050h3146w-a2.dts @@ -0,0 +1,39 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Cherry Embedded Solutions GmbH + */ + +/dts-v1/; +#include "px30-pp1516.dtsi" + +/ { + model =3D "Theobroma Systems PP-1516 with LTK050H3146W-A2 Display"; + compatible =3D "tsd,px30-pp1516-ltk050h3146w-a2", "tsd,px30-pp1516", "roc= kchip,px30"; +}; + +&dsi { + status =3D "okay"; + + panel@0 { + compatible =3D "leadtek,ltk050h3146w-a2"; + reg =3D <0>; + backlight =3D <&backlight>; + iovcc-supply =3D <&vcc_1v8>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&dsp_rst>; + reset-gpios =3D <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>; + vci-supply =3D <&vcc_2v8>; + + port { + mipi_in_panel: endpoint { + remote-endpoint =3D <&mipi_out_panel>; + }; + }; + }; +}; + +&dsi_out { + mipi_out_panel: endpoint { + remote-endpoint =3D <&mipi_in_panel>; + }; +}; diff --git a/arch/arm64/boot/dts/rockchip/px30-pp1516-ltk050h3148w.dts b/ar= ch/arm64/boot/dts/rockchip/px30-pp1516-ltk050h3148w.dts new file mode 100644 index 000000000000..a9bd5936c701 --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/px30-pp1516-ltk050h3148w.dts @@ -0,0 +1,39 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Cherry Embedded Solutions GmbH + */ + +/dts-v1/; +#include "px30-pp1516.dtsi" + +/ { + model =3D "Theobroma Systems PP-1516 with LTK050H3148W Display"; + compatible =3D "tsd,px30-pp1516-ltk050h3148w", "tsd,px30-pp1516", "rockch= ip,px30"; +}; + +&dsi { + status =3D "okay"; + + panel@0 { + compatible =3D "leadtek,ltk050h3148w"; + reg =3D <0>; + backlight =3D <&backlight>; + iovcc-supply =3D <&vcc_1v8>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&dsp_rst>; + reset-gpios =3D <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>; + vci-supply =3D <&vcc_2v8>; + + port { + mipi_in_panel: endpoint { + remote-endpoint =3D <&mipi_out_panel>; + }; + }; + }; +}; + +&dsi_out { + mipi_out_panel: endpoint { + remote-endpoint =3D <&mipi_in_panel>; + }; +}; diff --git a/arch/arm64/boot/dts/rockchip/px30-pp1516.dtsi b/arch/arm64/boo= t/dts/rockchip/px30-pp1516.dtsi new file mode 100644 index 000000000000..10e275301463 --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/px30-pp1516.dtsi @@ -0,0 +1,599 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2025 Cherry Embedded Solutions GmbH + */ + +/dts-v1/; +#include +#include +#include +#include "px30.dtsi" + +/ { + aliases { + mmc0 =3D &emmc; + }; + + chosen { + stdout-path =3D "serial5:115200n8"; + }; + + backlight: backlight { + compatible =3D "pwm-backlight"; + power-supply =3D <&vcc5v0_sys>; + pwms =3D <&pwm0 0 25000 0>; + }; + + beeper { + compatible =3D "pwm-beeper"; + pwms =3D <&pwm1 0 1000 0>; + }; + + emmc_pwrseq: emmc-pwrseq { + compatible =3D "mmc-pwrseq-emmc"; + pinctrl-0 =3D <&emmc_reset>; + pinctrl-names =3D "default"; + reset-gpios =3D <&gpio1 RK_PB3 GPIO_ACTIVE_HIGH>; + }; + + gpio-leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&debug_led_pin>, <&heartbeat_led_pin>; + + /* + * LED2 on the PCB, left of the USB-C connector. + * Typically NOT populated. + */ + debug: led-0 { + label =3D "debug"; + gpios =3D <&gpio3 RK_PC3 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "none"; + }; + + /* + * LED14 on the PCB, left of the PX30 SoC. + * Typically NOT populated. + */ + heartbeat: led-1 { + label =3D "heartbeat"; + gpios =3D <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + }; + }; + + vcc5v0_sys: regulator-vccsys { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc5v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; + + vcc_cam_avdd: regulator-vcc-cam-avdd { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_cam_avdd"; + gpio =3D <&gpio3 RK_PC0 GPIO_ACTIVE_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&cam_avdd_en>; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + vin-supply =3D <&vcc_2v8>; + }; + + vcc_cam_dovdd: regulator-vcc-cam-dovdd { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_cam_dovdd"; + gpio =3D <&gpio3 RK_PC1 GPIO_ACTIVE_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&cam_dovdd_en>; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + vin-supply =3D <&vcc_1v8>; + }; + + vcc_cam_dvdd: regulator-vcc-cam-dvdd { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_cam_dvdd"; + gpio =3D <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>; + enable-active-high; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&cam_dvdd_en>; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + vin-supply =3D <&vcc_3v3>; + }; + + vcc_lens_afvdd: regulator-vcc-lens-afvdd { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_lens_afvdd"; + gpio =3D <&gpio3 RK_PB2 GPIO_ACTIVE_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&cam_afvdd_en>; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + vin-supply =3D <&vcc_2v8>; + }; +}; + +&cpu0 { + cpu-supply =3D <&vdd_arm>; +}; + +&cpu1 { + cpu-supply =3D <&vdd_arm>; +}; + +&cpu2 { + cpu-supply =3D <&vdd_arm>; +}; + +&cpu3 { + cpu-supply =3D <&vdd_arm>; +}; + +&csi_dphy { + status =3D "okay"; +}; + +&display_subsystem { + status =3D "okay"; +}; + +&dsi_dphy { + status =3D "okay"; +}; + +&emmc { + bus-width =3D <8>; + cap-mmc-highspeed; + /* + * For hs200 support, U-Boot would have to set the RK809 DCDC4 + * rail to 1.8V from the default of 3.0V. It doesn't do that on + * devices out in the field, so disable hs200. + * mmc-hs200-1_8v; + */ + mmc-pwrseq =3D <&emmc_pwrseq>; + non-removable; + vmmc-supply =3D <&vcc_3v3>; + vqmmc-supply =3D <&vcc_emmc>; + status =3D "okay"; +}; + +&gpu { + mali-supply =3D <&vdd_log>; + status =3D "okay"; +}; + +/* I2C0 =3D PMIC, Touchscreen */ +&i2c0 { + status =3D "okay"; + + touchscreen@14 { + compatible =3D "goodix,gt911"; + reg =3D <0x14>; + AVDD28-supply =3D <&vcc_2v8>; + interrupt-parent =3D <&gpio0>; + interrupts =3D ; + irq-gpios =3D <&gpio0 RK_PA1 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&tch_int &tch_rst>; + reset-gpios =3D <&gpio0 RK_PB5 GPIO_ACTIVE_HIGH>; + VDDIO-supply =3D <&vcc_3v3>; + }; + + rk809: pmic@20 { + compatible =3D "rockchip,rk809"; + reg =3D <0x20>; + #clock-cells =3D <0>; + clock-output-names =3D "xin32k"; + interrupt-parent =3D <&gpio0>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pmic_int>; + wakeup-source; + system-power-controller; + + vcc1-supply =3D <&vcc5v0_sys>; + vcc2-supply =3D <&vcc5v0_sys>; + vcc3-supply =3D <&vcc5v0_sys>; + vcc4-supply =3D <&vcc5v0_sys>; + vcc5-supply =3D <&vcc_3v3>; + vcc6-supply =3D <&vcc_3v3>; + vcc7-supply =3D <&vcc_3v3>; + vcc9-supply =3D <&vcc5v0_sys>; + + regulators { + vdd_log: DCDC_REG1 { + regulator-name =3D "vdd_log"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <950000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <6001>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <950000>; + }; + }; + + vdd_arm: DCDC_REG2 { + regulator-name =3D "vdd_arm"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <950000>; + regulator-max-microvolt =3D <1350000>; + regulator-ramp-delay =3D <6001>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <950000>; + }; + }; + + vcc_ddr: DCDC_REG3 { + regulator-name =3D "vcc_ddr"; + regulator-always-on; + regulator-boot-on; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_3v0_1v8: vcc_emmc: DCDC_REG4 { + regulator-name =3D "vcc_3v0_1v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3000000>; + }; + }; + + vcc_3v3: DCDC_REG5 { + regulator-name =3D "vcc_3v3"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + + vcc_1v8: LDO_REG2 { + regulator-name =3D "vcc_1v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vcc_1v0: LDO_REG3 { + regulator-name =3D "vcc_1v0"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1000000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1000000>; + }; + }; + + vcc_2v8: LDO_REG4 { + regulator-name =3D "vcc_2v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <2800000>; + regulator-max-microvolt =3D <2800000>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <2800000>; + }; + }; + + vccio_sd: LDO_REG5 { + regulator-name =3D "vccio_sd"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3000000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3000000>; + }; + }; + + vcc_sdio: LDO_REG6 { + regulator-name =3D "vcc_sdio"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vcc_lcd: LDO_REG7 { + regulator-name =3D "vcc_lcd"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1000000>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <1000000>; + }; + }; + + vcc_1v8_lcd: LDO_REG8 { + regulator-name =3D "vcc_1v8_lcd"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vcca_1v8: LDO_REG9 { + regulator-name =3D "vcca_1v8"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + }; + }; +}; + +&i2c1 { + clock-frequency =3D <100000>; + status =3D "okay"; +}; + +/* I2C2 =3D Accelerometer + Camera */ +&i2c2 { + /* MEMSIC MXC4005 accelerometer is rated for I2C Fast Mode (<=3D400KHz) */ + /* OmniVision OV5675 camera is rated for I2C Fast Mode (<=3D400KHz) */ + clock-frequency =3D <400000>; + status =3D "okay"; + + focus: focus@c { + compatible =3D "dongwoon,dw9714"; + reg =3D <0xc>; + vcc-supply =3D <&vcc_lens_afvdd>; + }; + + accel@15 { + compatible =3D "memsic,mxc4005"; + reg =3D <0x15>; + interrupt-parent =3D <&gpio2>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&accel_int>; + }; + + camera@36 { + compatible =3D "ovti,ov5675"; + reg =3D <0x36>; + clocks =3D <&cru SCLK_CIF_OUT>; + assigned-clocks =3D <&cru SCLK_CIF_OUT>; + assigned-clock-rates =3D <19200000>; + avdd-supply =3D <&vcc_cam_avdd>; + dvdd-supply =3D <&vcc_cam_dvdd>; + dovdd-supply =3D <&vcc_cam_dovdd>; + lens-focus =3D <&focus>; + orientation =3D <0>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&cif_clkout_m0 &cam_pwdn>; + reset-gpios =3D <&gpio2 RK_PB0 GPIO_ACTIVE_LOW>; + rotation =3D <0>; + + port { + ucam_out: endpoint { + remote-endpoint =3D <&mipi_in_ucam>; + data-lanes =3D <1 2>; + link-frequencies =3D /bits/ 64 <450000000>; + }; + }; + }; +}; + +&io_domains { + vccio1-supply =3D <&vcc_sdio>; + vccio2-supply =3D <&vccio_sd>; + vccio3-supply =3D <&vcc_1v8>; + vccio4-supply =3D <&vcc_3v3>; + vccio5-supply =3D <&vcc_3v3>; + vccio6-supply =3D <&vcc_emmc>; + status =3D "okay"; +}; + +&isp { + status =3D "okay"; + + ports { + port@0 { + mipi_in_ucam: endpoint@0 { + reg =3D <0>; + data-lanes =3D <1 2>; + remote-endpoint =3D <&ucam_out>; + }; + }; + }; +}; + +&isp_mmu { + status =3D "okay"; +}; + +&pinctrl { + camera { + accel_int: accel-int { + rockchip,pins =3D <2 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + cam_afvdd_en: cam-afvdd-en { + rockchip,pins =3D + <3 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + cam_avdd_en: cam-avdd-en { + rockchip,pins =3D + <3 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + cam_dovdd_en: cam-dovdd-en { + rockchip,pins =3D + <3 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + cam_dvdd_en: cam-dvdd-en { + rockchip,pins =3D + <3 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + cam_pwdn: cam-pwdn { + rockchip,pins =3D + <2 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + emmc { + emmc_reset: emmc-reset { + rockchip,pins =3D + <1 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + leds { + debug_led_pin: debug-led-pin { + rockchip,pins =3D + <3 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + heartbeat_led_pin: heartbeat-led-pin { + rockchip,pins =3D + <0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + panel { + dsp_rst: dsp-rst { + rockchip,pins =3D + <0 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + tch_int: tch-int { + rockchip,pins =3D + <0 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + tch_rst: tch-rst { + rockchip,pins =3D + <0 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + pmic { + pmic_int: pmic-int { + rockchip,pins =3D + <0 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&pmu_io_domains { + pmuio1-supply =3D <&vcc_3v3>; + pmuio2-supply =3D <&vcc_3v3>; + status =3D "okay"; +}; + +&pwm0 { + status =3D "okay"; +}; + +&pwm1 { + status =3D "okay"; +}; + +&saradc { + vref-supply =3D <&vcc_1v8>; + status =3D "okay"; +}; + +&tsadc { + status =3D "okay"; +}; + +&u2phy { + status =3D "okay"; +}; + +&u2phy_host { + status =3D "okay"; +}; + +&u2phy_otg { + status =3D "okay"; +}; + +&uart5 { + pinctrl-0 =3D <&uart5_xfer>; + status =3D "okay"; +}; + +&usb20_otg { + dr_mode =3D "peripheral"; + status =3D "okay"; +}; + +&usb_host0_ehci { + status =3D "okay"; +}; + +&usb_host0_ohci { + status =3D "okay"; +}; + +&vopb { + status =3D "okay"; +}; + +&vopb_mmu { + status =3D "okay"; +}; + +&wdt { + status =3D "okay"; +}; --=20 2.47.2