From nobody Wed Dec 17 00:02:01 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 403C7298CBD for ; Mon, 12 May 2025 20:54:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747083293; cv=none; b=ozZTJemSdFlp1xBap9Jul0PvJz8enDxlX0JZMTAxFHzlrVHyQlw3+eimga1g7shlvdIjwZHhtMxnXnmn3b/q62JbblvE1K0xz1bYzooBXbsy9ucqW9tj1yZwRWcFcoXMmy0d1bJaR/pcXKn3bpjGYIZ/qAsZrNCqoxhFzDBpazY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747083293; c=relaxed/simple; bh=iVXmk+6PlFCRAwYWJHcWgZJRCI46HfqbqwSKFjMQVkk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=CH1elhxnLBnUZfZp/Lwvv+xe4XVvpQhnlup6nsgU1CRJ40NPCLDrgezZ1kst/iifE/MMDc9Jqybc4lX/LdWQshNbp9Nc+sCQJzXXvKNXOuSgTShm+veyca8y2IJqmUuydKpNybvnPA6f77KhVPdoWTASqJV67c1MV/c2VFiTBss= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=VatOx3kY; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="VatOx3kY" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54CJ6qMO011853 for ; Mon, 12 May 2025 20:54:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 7gubxlw2eh9/E7VsvX3yb5YKpoQUbGbeurpx1mvSfWw=; b=VatOx3kYhcNSAd4h 4L6ZSnsqxRX9P4mIndpwzP6G2aSNuOiuluBYMIdzUa+PnYWWc1hjNoMLv/vPwZhG qesp20FOREVXfxJ+kLga1lj74EPp5gLIOTvARHokIISPpWmW6yLYKmuXEIBBQMzO Qwjdcjb/j3Ii448bAYSizgrrmOAL22gcARtuQHZKqqlxqYDCkrD4qYE690ME5zzs Irl7mW6qG7H16nsTBK77kt921FPIZvaAfmA/6lGpdHB2C+XaopKZhqt7Z00jbaQ+ WV2zOv1RQs9fr7khR6ESnZTfCRN1xfHdvM7AmlxergwFKbFAqLli3SUZW8VhBt1a kMFxYQ== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46hwt95k6r-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 12 May 2025 20:54:50 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-30ac9abbd4bso7644251a91.3 for ; Mon, 12 May 2025 13:54:50 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747083290; x=1747688090; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7gubxlw2eh9/E7VsvX3yb5YKpoQUbGbeurpx1mvSfWw=; b=YfAdVwLrLhqlVYOVozFJ/Q1Za4FhsdijqaTagXL1QiiYaiTSmkFRL6+Vw8H99+bcQA llxihVSAmYQpP4uay0IIe8MtWa5WXBovvkryGw4oke/gMtKGpTHuFTBOtMMmZr740+8j aqhde//zNOhISe5fMIU7K1FScVeYPh4JTQMap+r3JVici/QYQPvvQJ1YVxrriR8tt8UO YNMXwPSdDgRPngQGYjKjVe4pQiFy8K9DzzxdwuCsquizKlSfpSc1JBeRYJLtP4aXNO8o rBKxxlU1EsnXnKerxM0p24QK1YXZJ3+bwPzBC48vv3VTxHdJ63vwge740nl4gSdpVFqX IC2w== X-Forwarded-Encrypted: i=1; AJvYcCUcBnWfglwg/Jbenw4EJgrTyuPQ4K5PfHBuHh8Pte30G0sRdRumm9xmQBMs7ifGdMAeBVlnXQ4hAWMykdY=@vger.kernel.org X-Gm-Message-State: AOJu0Yy0tHLXety6v0iWoKZTQL69e40KuCGTzB103zbyEfPpd4W0OMnz NLVHMblmMEwF3BWLDQXeVhdEPkKMXWfJ6nvAWI/Sp9Ryl2A+3cKf/kRC+XlKk8MSemb0XXYoDrt C+52vUsu4NP11a1qKTYnbzhXodyRR0vCTVbjyLkkK34M7kqYFpHFI+WS2RqnRs7I= X-Gm-Gg: ASbGncsJ1s80Oj7PRE9/6W8j9lIVWjdq5OF9F4QBGsD+pc7bzip9w7Yy9izDStBu13m s8b6FV2MAl8Li8vbJtgJ0wqBb4y9NZh3n9uZWYzHPumGDQQpKeY20C2wtrpNTD+SMxex8ZPMhtB oGGjIiBXJ/m2bgYlqKI31zWXOKE2a2Lrxz4rwWCGKbh9AX4S8TpI2aWdLNjMMMLF2M/A4c1fCZ2 hV4PAKcM0JUN/8QtP/ueL9vmOINnFZQU3ACRrieVWhwhB93IbBKmxNNO1cJ1Fdj7EN+nSfJovFl Gj+ZZHl8/S5g2/CDWh8KMa6rHmQitIQJf6z4E9G3pEVVp8VNgyPpvfuIwTk9vmYkFoI= X-Received: by 2002:a17:90b:3dc6:b0:2ee:b8ac:73b0 with SMTP id 98e67ed59e1d1-30c3cb1b61cmr26249485a91.2.1747083289698; Mon, 12 May 2025 13:54:49 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGk3d4/Rgx4etOXNcj7wkqAR9K3DKerdvbHlwqKrAsSbHmD3HQ0ohyfs+PmiNKcmz+h9Mwh3Q== X-Received: by 2002:a17:90b:3dc6:b0:2ee:b8ac:73b0 with SMTP id 98e67ed59e1d1-30c3cb1b61cmr26249448a91.2.1747083289223; Mon, 12 May 2025 13:54:49 -0700 (PDT) Received: from hu-molvera-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-30c39df09dbsm7084867a91.26.2025.05.12.13.54.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 May 2025 13:54:48 -0700 (PDT) From: Melody Olvera Date: Mon, 12 May 2025 13:54:41 -0700 Subject: [PATCH v5 1/4] dt-bindings: cache: qcom,llcc: Document SM8750 LLCC block Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250512-sm8750_llcc_master-v5-1-d78dca6282a5@oss.qualcomm.com> References: <20250512-sm8750_llcc_master-v5-0-d78dca6282a5@oss.qualcomm.com> In-Reply-To: <20250512-sm8750_llcc_master-v5-0-d78dca6282a5@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Conor Dooley , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Satya Durga Srinivasu Prabhala , Trilok Soni Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Melody Olvera , Conor Dooley X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1747083286; l=1020; i=melody.olvera@oss.qualcomm.com; s=20241204; h=from:subject:message-id; bh=iVXmk+6PlFCRAwYWJHcWgZJRCI46HfqbqwSKFjMQVkk=; b=pk2BOOptajSAyMagaMVP6uYmAPaTxTnBlyyEjrHkhdE4RSmNSmq8z76wODfjXDJEx4lNKdRKX kws4iyoAYuQBONWCKjFxTmsxbhCchsi0fQ8j7YLD0OVlPD2U2KbVv11 X-Developer-Key: i=melody.olvera@oss.qualcomm.com; a=ed25519; pk=1DGLp3zVYsHAWipMaNZZTHR321e8xK52C9vuAoeca5c= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTEyMDIxNSBTYWx0ZWRfX1Dsxl0f7D+GK fv146goA9rQw8JOiCTkTQQr6odaK5cu+njEE7wsrcKwGNBPeslm0jTAZhW3aqXLu/WIKusIaEaj p3Ec4pTU4n8N7i9Xh2oKrLG1ePkxT0u6mAbPskdqx5wcKvfthvT/KSty1pGg1XTDeVen6UYkI3l QS3eQHhtvYbX3h/n+fz8s1siPEd8+qKm6f4o4ciFzE2eTKKn12HN+W5bvTjujPCV7wB8aoJIQze mgdlg5F4xZiK0IiVPsDbKl32hqZzaHOnX/d10K+9924unJa+KYD/esp1OMIfXWTS5zDsZwHNBS4 xEAC0biUsmW6kQIGZs7m8+okFPyp1QyACmkfEvCt2PZW7Rvc1I2hbPijbj/s6Zq+GFRaXGuyv5U G3/9kWcNGDxSH9kMxO+iigK+fPGVw5z/3jf9/QmOarPWX/I7F/SQgNa9WFZpJC/+bZ/18gPZ X-Proofpoint-ORIG-GUID: j_WtkEOMnCzaBXKl6SaZN8gpoZgMJUdt X-Proofpoint-GUID: j_WtkEOMnCzaBXKl6SaZN8gpoZgMJUdt X-Authority-Analysis: v=2.4 cv=a58w9VSF c=1 sm=1 tr=0 ts=6822601a cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=XYAwZIGsAAAA:8 a=sCV_76e64iQtlowYmxsA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 a=E8ToXWR_bxluHZ7gmE-Z:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-12_07,2025-05-09_01,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 phishscore=0 lowpriorityscore=0 mlxlogscore=753 malwarescore=0 clxscore=1015 impostorscore=0 mlxscore=0 spamscore=0 bulkscore=0 adultscore=0 priorityscore=1501 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2505120215 Add documentation for the SM8750 LLCC. Signed-off-by: Melody Olvera Acked-by: Conor Dooley --- Documentation/devicetree/bindings/cache/qcom,llcc.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/cache/qcom,llcc.yaml b/Docum= entation/devicetree/bindings/cache/qcom,llcc.yaml index e5effbb4a606b1ba2d9507b6ca72cd1bdff51344..37e3ebd554874f0fbbb8956a718= dcb717ee82155 100644 --- a/Documentation/devicetree/bindings/cache/qcom,llcc.yaml +++ b/Documentation/devicetree/bindings/cache/qcom,llcc.yaml @@ -40,6 +40,7 @@ properties: - qcom,sm8450-llcc - qcom,sm8550-llcc - qcom,sm8650-llcc + - qcom,sm8750-llcc - qcom,x1e80100-llcc =20 reg: @@ -274,6 +275,7 @@ allOf: - qcom,sm8450-llcc - qcom,sm8550-llcc - qcom,sm8650-llcc + - qcom,sm8750-llcc then: properties: reg: --=20 2.48.1 From nobody Wed Dec 17 00:02:01 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B617E299936 for ; Mon, 12 May 2025 20:54:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747083295; cv=none; b=M3OtNw0waWWW4F+Wz8KT1S8PZC2cxrI93Ipy6yx9syRUQKKz0pqMJr0ye3kjcN1FTjYn0HhJ0cvRwMci4GbgtTXMmSIB/RvzGMIYLpVIG2KUzNnItz+7v/a81eVKb7+YcI799Nir5fq228Fa37FtI+NLd5IvPdZ48Pp6fGRMEV8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747083295; c=relaxed/simple; bh=YEqQtTIL0+oionyh6+fMGZzuqqYWlpPwpOMahy3NfXg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=JiWcMsAN62u6C5Y6dNwGXITiyKSmZCbrIDg2ICnEuPpaRNaLnD2rpAlq3J2di2WMb78y9JAGfw/2aZpBT8CKoTJiFv9EmaSiLjK54WrrzOLgRYQd/OLA8slGLNe3ueqav+eaf9qz34Iv8K6JRMX9zS4OPRI0lhdJQw4lBcJslO4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Me1iFlfe; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Me1iFlfe" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54CCvkKr028425 for ; Mon, 12 May 2025 20:54:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= fn7Ezmt0B5GvhaM4fOargsOZNwFZXu65L4x1HKpS32s=; b=Me1iFlfethZTfjFD iizQzJV2thU/Qh4IQtn1OruP3zZCgxMpeAARTtnC12FDIK66ncMINqdz8RzJDaLC 7BWN7xD5e57MZXyrHLoiqRBt8o2f1qA2fp3lurpPGLKP3y+XOLRVxEnuifi2ogb9 F7OQ9Pix4bT35/5akLCmklX3iqH7pb0c2a0VLW6O8CNw9+dhcdpd25/RNUVVak5n JGOWyIHS0xIoZRxyMeWzAAVrGXkmXh3quIwZTJ8qmHtwIWUyzV3aemDgilzpaP59 dJ4fJqqh97HfxxqMSxD4/AMb9racAuqVIxL9zzEaufvjNgKGgRuDzQ8cSKCwIBKJ S+SN+g== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46hxvxdj0e-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 12 May 2025 20:54:52 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-30c14d46b55so8056189a91.3 for ; Mon, 12 May 2025 13:54:52 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747083291; x=1747688091; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fn7Ezmt0B5GvhaM4fOargsOZNwFZXu65L4x1HKpS32s=; b=Q5sEpfY/g1c/6iYpWUyUebsCkCKctkQ7/CcD4o6Yd9oHpUE589HGhVmrG2zHZPEMvI +tk2aKp0HwRmH5Baf7Hwa/t4S7fmXYwbLkAqKsokh/NbwaYXmSSU+4mbRUPLhgtmykhP wXorrWVNsv9hemWeBBRlXf6vh0NiQWxXfL1ATJ2+vVpRiZ7mHihYks2mQqL4IdtxuGb4 vASfXlXm4tB2jmlFiIN69bznCNhgR/mDMKOTk2Gkwu/MHjYut8FfBCATK0URnLDKi6zp w22psPTfb1eqd7B6RcRz6eufbChhHBbk47PuyIj1/W+lmoR4Nw427cWWbiWbOLuU1PAX 4jfw== X-Forwarded-Encrypted: i=1; AJvYcCUNnq6sDZXQnnbvlBoMGsKvoq2z++usbcc+UK7leo9efvdGeOx076HlHG16BwXv+vuUJOxcfden81ew4Oc=@vger.kernel.org X-Gm-Message-State: AOJu0YxfJr6LfCR/4BvHicc5QO6Bhp9ks0I7RrmrfaVQyTOobqLnHwrR BH3qovQy9tUCM+NHcOh9ZCe+i4UeUeNrc3u8+aaE9Oroxx5whE1HvbjGUu1eBPQtQWSiygll0Un jBmr5N21qDBM1AQ5vV16cufR5V+ctePofcgbB/b71uUWjuO10ep9ga5OCFrGKHdk= X-Gm-Gg: ASbGncthTu5WNcDmjfGfJB/kaoilM1qBdIFmXZUhElHdO1Dlsg8HvLu1Lohc68gB/r1 9jXQZx0iUd4b7blG2VUC5iy7F2q7MNyS/MqorhtWnH9oM2s+ZDf5WOfSC8S3ANISJJ2hTBYnlKW pzIF8lQs70KFU2GfzGuKO2+WuYrEAHy7jMGfOTLwdDL/Iyncs4gff4KHhCGHnXP+95cEwme513c HEbTW/jMIHygJ1j0uYt9rO7JTEyoZEpXavXiB1CHQnUWqnKljsNjwE69cey4ckoBbEam0S+xCzn Te4zAtIDLYJ94W6IjCaFwMNRclJhBQ5OY8ZyTzeK9TxOGSahCgblRR3k6UiWdQjZ8Ss= X-Received: by 2002:a17:90b:1b4a:b0:2fe:b8ba:62de with SMTP id 98e67ed59e1d1-30c3d646f35mr22587767a91.25.1747083291076; Mon, 12 May 2025 13:54:51 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGqvHjRcZCTGer9/g7B5Es9i6yJpPjvkO1E7zjSqOeaal6DUgNBFPKKBnvzJ4ABw6DNN1/SXg== X-Received: by 2002:a17:90b:1b4a:b0:2fe:b8ba:62de with SMTP id 98e67ed59e1d1-30c3d646f35mr22587737a91.25.1747083290670; Mon, 12 May 2025 13:54:50 -0700 (PDT) Received: from hu-molvera-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-30c39df09dbsm7084867a91.26.2025.05.12.13.54.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 May 2025 13:54:50 -0700 (PDT) From: Melody Olvera Date: Mon, 12 May 2025 13:54:42 -0700 Subject: [PATCH v5 2/4] soc: qcom: llcc-qcom: Add support for LLCC V6 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250512-sm8750_llcc_master-v5-2-d78dca6282a5@oss.qualcomm.com> References: <20250512-sm8750_llcc_master-v5-0-d78dca6282a5@oss.qualcomm.com> In-Reply-To: <20250512-sm8750_llcc_master-v5-0-d78dca6282a5@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Conor Dooley , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Satya Durga Srinivasu Prabhala , Trilok Soni Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Melody Olvera , Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1747083286; l=10622; i=melody.olvera@oss.qualcomm.com; s=20241204; h=from:subject:message-id; bh=YEqQtTIL0+oionyh6+fMGZzuqqYWlpPwpOMahy3NfXg=; b=t1pyIOjGpkISwnNgGPtOApFV0gW2Ug+mhDRKT+zdblDZUFs/OlnQ6h3l1a/r3NIJNDd+4OKsr zHtn8eZ5SXTCJENj/roafmqz3i3xPK0u6Z0JtBAw3BdIMIEvSoKwotC X-Developer-Key: i=melody.olvera@oss.qualcomm.com; a=ed25519; pk=1DGLp3zVYsHAWipMaNZZTHR321e8xK52C9vuAoeca5c= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTEyMDIxNSBTYWx0ZWRfX1uHWNJyDYxHo k1UztHy3lcxiv90tJ2ufIRYOaoTUch7QTaVbcehcYpx/KmxtUk+T3TBkS7gUTvePau0gpzkO/hL uhSuX8rQJIVOk9un1DOW1xRNAFQ5ldLSZ7mzTvUdTdCrZ+l5ml8Occr4FtV3I5tHEnylWH6ME9Z 6qaF05AOb5jXAAhJ7gxkA6Xy+Vym3Uq1p/56AbAlx21VMI2JTPe8dREjylSUV9IZJmneRBHI08u 7xOknky4BNWDZMYgem9zjeFRA6O1k9bL79Hu2O32Qj0yWvncTWmnZPxanb58SYcsRFm8hDx3f6b A/NYBLmpbDO5LCfJGSnrbbgPZG9CRWujFms/Wz7/to9MsG1UD/LDdJdFjJ0/YIWh60FvetjeixG jnc9A7YaYw9P2v++/nWCHeHPZWLHZaccSw6zq9MjTQUYpIZUO8+B9Z4izHs7LwrccFYDCxIr X-Proofpoint-GUID: 4Gkc_cGV4tHhynl-DlQADnZC_D28qkqR X-Authority-Analysis: v=2.4 cv=WMV/XmsR c=1 sm=1 tr=0 ts=6822601c cx=c_pps a=RP+M6JBNLl+fLTcSJhASfg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=M3llXpa7WoU5VenA65MA:9 a=QEXdDO2ut3YA:10 a=iS9zxrgQBfv6-_F4QbHw:22 X-Proofpoint-ORIG-GUID: 4Gkc_cGV4tHhynl-DlQADnZC_D28qkqR X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-12_07,2025-05-09_01,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 adultscore=0 lowpriorityscore=0 priorityscore=1501 malwarescore=0 suspectscore=0 phishscore=0 impostorscore=0 bulkscore=0 spamscore=0 mlxscore=0 mlxlogscore=999 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2505120215 Add support for LLCC V6. V6 adds several additional usecase IDs, rearrages several registers and offsets, and supports slice IDs over 31, so add a new function for programming LLCC V6. Signed-off-by: Melody Olvera Reviewed-by: Konrad Dybcio --- drivers/soc/qcom/llcc-qcom.c | 224 +++++++++++++++++++++++++++++++++++++++= +++- 1 file changed, 220 insertions(+), 4 deletions(-) diff --git a/drivers/soc/qcom/llcc-qcom.c b/drivers/soc/qcom/llcc-qcom.c index 56823b6a2facc4345265e29b60da24a391e3707d..958f9e03f1d5e4946ca7ed340f0= 5b8e01929794e 100644 --- a/drivers/soc/qcom/llcc-qcom.c +++ b/drivers/soc/qcom/llcc-qcom.c @@ -35,6 +35,11 @@ #define ATTR0_RES_WAYS_MASK GENMASK(15, 0) #define ATTR0_BONUS_WAYS_MASK GENMASK(31, 16) #define ATTR0_BONUS_WAYS_SHIFT 16 +#define ATTR2_PROBE_TARGET_WAYS_MASK BIT(4) +#define ATTR2_FIXED_SIZE_MASK BIT(8) +#define ATTR2_PRIORITY_MASK GENMASK(14, 12) +#define ATTR2_PARENT_SCID_MASK GENMASK(21, 16) +#define ATTR2_IN_A_GROUP_MASK BIT(24) #define LLCC_STATUS_READ_DELAY 100 =20 #define CACHE_LINE_SIZE_SHIFT 6 @@ -49,6 +54,10 @@ #define LLCC_TRP_ATTR0_CFGn(n) (0x21000 + SZ_8 * n) #define LLCC_TRP_ATTR1_CFGn(n) (0x21004 + SZ_8 * n) #define LLCC_TRP_ATTR2_CFGn(n) (0x21100 + SZ_4 * n) +#define LLCC_V6_TRP_ATTR0_CFGn(n) (cfg->reg_offset[LLCC_TRP_ATTR0_CFG]= + SZ_64 * (n)) +#define LLCC_V6_TRP_ATTR1_CFGn(n) (cfg->reg_offset[LLCC_TRP_ATTR1_CFG]= + SZ_64 * (n)) +#define LLCC_V6_TRP_ATTR2_CFGn(n) (cfg->reg_offset[LLCC_TRP_ATTR2_CFG]= + SZ_64 * (n)) +#define LLCC_V6_TRP_ATTR3_CFGn(n) (cfg->reg_offset[LLCC_TRP_ATTR3_CFG]= + SZ_64 * (n)) =20 #define LLCC_TRP_SCID_DIS_CAP_ALLOC 0x21f00 #define LLCC_TRP_PCB_ACT 0x21f04 @@ -66,6 +75,7 @@ #define LLCC_VERSION_2_0_0_0 0x02000000 #define LLCC_VERSION_2_1_0_0 0x02010000 #define LLCC_VERSION_4_1_0_0 0x04010000 +#define LLCC_VERSION_6_0_0_0 0X06000000 =20 /** * struct llcc_slice_config - Data associated with the llcc slice @@ -106,6 +116,7 @@ * ovcap_en. * @vict_prio: When current scid is under-capacity, allocate over other * lower-than victim priority-line threshold scid. + * @parent_slice_id: For grouped slices, specifies the slice id of the par= ent. */ struct llcc_slice_config { u32 usecase_id; @@ -130,6 +141,7 @@ struct llcc_slice_config { bool ovcap_en; bool ovcap_prio; bool vict_prio; + u32 parent_slice_id; }; =20 struct qcom_llcc_config { @@ -153,6 +165,21 @@ struct qcom_sct_config { enum llcc_reg_offset { LLCC_COMMON_HW_INFO, LLCC_COMMON_STATUS0, + LLCC_TRP_ATTR0_CFG, + LLCC_TRP_ATTR1_CFG, + LLCC_TRP_ATTR2_CFG, + LLCC_TRP_ATTR3_CFG, + LLCC_TRP_SID_DIS_CAP_ALLOC, + LLCC_TRP_ALGO_STALE_EN, + LLCC_TRP_ALGO_STALE_CAP_EN, + LLCC_TRP_ALGO_MRU0, + LLCC_TRP_ALGO_MRU1, + LLCC_TRP_ALGO_ALLOC0, + LLCC_TRP_ALGO_ALLOC1, + LLCC_TRP_ALGO_ALLOC2, + LLCC_TRP_ALGO_ALLOC3, + LLCC_TRP_WRS_EN, + LLCC_TRP_WRS_CACHEABLE_EN, }; =20 static const struct llcc_slice_config ipq5424_data[] =3D { @@ -3161,6 +3188,33 @@ static const struct llcc_edac_reg_offset llcc_v2_1_e= dac_reg_offset =3D { .drp_ecc_db_err_syn0 =3D 0x52120, }; =20 +static const struct llcc_edac_reg_offset llcc_v6_edac_reg_offset =3D { + .trp_ecc_error_status0 =3D 0x47448, + .trp_ecc_error_status1 =3D 0x47450, + .trp_ecc_sb_err_syn0 =3D 0x47490, + .trp_ecc_db_err_syn0 =3D 0x474d0, + .trp_ecc_error_cntr_clear =3D 0x47444, + .trp_interrupt_0_status =3D 0x47600, + .trp_interrupt_0_clear =3D 0x47604, + .trp_interrupt_0_enable =3D 0x47608, + + /* LLCC Common registers */ + .cmn_status0 =3D 0x6400c, + .cmn_interrupt_0_enable =3D 0x6401c, + .cmn_interrupt_2_enable =3D 0x6403c, + + /* LLCC DRP registers */ + .drp_ecc_error_cfg =3D 0x80000, + .drp_ecc_error_cntr_clear =3D 0x80004, + .drp_interrupt_status =3D 0x80020, + .drp_interrupt_clear =3D 0x80028, + .drp_interrupt_enable =3D 0x8002c, + .drp_ecc_error_status0 =3D 0x820f4, + .drp_ecc_error_status1 =3D 0x820f8, + .drp_ecc_sb_err_syn0 =3D 0x820fc, + .drp_ecc_db_err_syn0 =3D 0x82120, +}; + /* LLCC register offset starting from v1.0.0 */ static const u32 llcc_v1_reg_offset[] =3D { [LLCC_COMMON_HW_INFO] =3D 0x00030000, @@ -3173,6 +3227,27 @@ static const u32 llcc_v2_1_reg_offset[] =3D { [LLCC_COMMON_STATUS0] =3D 0x0003400c, }; =20 +/* LLCC register offset starting from v6.0.0 */ +static const u32 llcc_v6_reg_offset[] =3D { + [LLCC_COMMON_HW_INFO] =3D 0x00064000, + [LLCC_COMMON_STATUS0] =3D 0x0006400c, + [LLCC_TRP_ATTR0_CFG] =3D 0x00041000, + [LLCC_TRP_ATTR1_CFG] =3D 0x00041008, + [LLCC_TRP_ATTR2_CFG] =3D 0x00041010, + [LLCC_TRP_ATTR3_CFG] =3D 0x00041014, + [LLCC_TRP_SID_DIS_CAP_ALLOC] =3D 0x00042000, + [LLCC_TRP_ALGO_STALE_EN] =3D 0x00042008, + [LLCC_TRP_ALGO_STALE_CAP_EN] =3D 0x00042010, + [LLCC_TRP_ALGO_MRU0] =3D 0x00042018, + [LLCC_TRP_ALGO_MRU1] =3D 0x00042020, + [LLCC_TRP_ALGO_ALLOC0] =3D 0x00042028, + [LLCC_TRP_ALGO_ALLOC1] =3D 0x00042030, + [LLCC_TRP_ALGO_ALLOC2] =3D 0x00042038, + [LLCC_TRP_ALGO_ALLOC3] =3D 0x00042040, + [LLCC_TRP_WRS_EN] =3D 0x00042080, + [LLCC_TRP_WRS_CACHEABLE_EN] =3D 0x00042088, +}; + static const struct qcom_llcc_config qcs615_cfg[] =3D { { .sct_data =3D qcs615_data, @@ -3869,6 +3944,139 @@ static int _qcom_llcc_cfg_program(const struct llcc= _slice_config *config, return ret; } =20 +static int _qcom_llcc_cfg_program_v6(const struct llcc_slice_config *confi= g, + const struct qcom_llcc_config *cfg) +{ + u32 stale_en, stale_cap_en, mru_uncap_en, mru_rollover; + u32 alloc_oneway_en, ovcap_en, ovcap_prio, vict_prio; + u32 attr0_cfg, attr1_cfg, attr2_cfg, attr3_cfg; + u32 attr0_val, attr1_val, attr2_val, attr3_val; + u32 slice_offset, reg_offset; + struct llcc_slice_desc *desc; + u32 wren, wr_cache_en; + int ret; + + attr0_cfg =3D LLCC_V6_TRP_ATTR0_CFGn(config->slice_id); + attr1_cfg =3D LLCC_V6_TRP_ATTR1_CFGn(config->slice_id); + attr2_cfg =3D LLCC_V6_TRP_ATTR2_CFGn(config->slice_id); + attr3_cfg =3D LLCC_V6_TRP_ATTR3_CFGn(config->slice_id); + + attr0_val =3D config->res_ways; + attr1_val =3D config->bonus_ways; + attr2_val =3D config->cache_mode; + attr2_val |=3D FIELD_PREP(ATTR2_PROBE_TARGET_WAYS_MASK, config->probe_tar= get_ways); + attr2_val |=3D FIELD_PREP(ATTR2_FIXED_SIZE_MASK, config->fixed_size); + attr2_val |=3D FIELD_PREP(ATTR2_PRIORITY_MASK, config->priority); + + if (config->parent_slice_id && config->fixed_size) { + attr2_val |=3D FIELD_PREP(ATTR2_PARENT_SCID_MASK, config->parent_slice_i= d); + attr2_val |=3D ATTR2_IN_A_GROUP_MASK; + } + + attr3_val =3D MAX_CAP_TO_BYTES(config->max_cap); + attr3_val /=3D drv_data->num_banks; + attr3_val >>=3D CACHE_LINE_SIZE_SHIFT; + + ret =3D regmap_write(drv_data->bcast_regmap, attr0_cfg, attr0_val); + if (ret) + return ret; + + ret =3D regmap_write(drv_data->bcast_regmap, attr1_cfg, attr1_val); + if (ret) + return ret; + + ret =3D regmap_write(drv_data->bcast_regmap, attr2_cfg, attr2_val); + if (ret) + return ret; + + ret =3D regmap_write(drv_data->bcast_regmap, attr3_cfg, attr3_val); + if (ret) + return ret; + + slice_offset =3D config->slice_id % 32; + reg_offset =3D (config->slice_id / 32) * 4; + + wren =3D config->write_scid_en << slice_offset; + ret =3D regmap_update_bits(drv_data->bcast_regmap, + cfg->reg_offset[LLCC_TRP_WRS_EN] + reg_offset, + BIT(slice_offset), wren); + if (ret) + return ret; + + wr_cache_en =3D config->write_scid_cacheable_en << slice_offset; + ret =3D regmap_update_bits(drv_data->bcast_regmap, + cfg->reg_offset[LLCC_TRP_WRS_CACHEABLE_EN] + reg_offset, + BIT(slice_offset), wr_cache_en); + if (ret) + return ret; + + stale_en =3D config->stale_en << slice_offset; + ret =3D regmap_update_bits(drv_data->bcast_regmap, + cfg->reg_offset[LLCC_TRP_ALGO_STALE_EN] + reg_offset, + BIT(slice_offset), stale_en); + if (ret) + return ret; + + stale_cap_en =3D config->stale_cap_en << slice_offset; + ret =3D regmap_update_bits(drv_data->bcast_regmap, + cfg->reg_offset[LLCC_TRP_ALGO_STALE_CAP_EN] + reg_offset, + BIT(slice_offset), stale_cap_en); + if (ret) + return ret; + + mru_uncap_en =3D config->mru_uncap_en << slice_offset; + ret =3D regmap_update_bits(drv_data->bcast_regmap, + cfg->reg_offset[LLCC_TRP_ALGO_MRU0] + reg_offset, + BIT(slice_offset), mru_uncap_en); + if (ret) + return ret; + + mru_rollover =3D config->mru_rollover << slice_offset; + ret =3D regmap_update_bits(drv_data->bcast_regmap, + cfg->reg_offset[LLCC_TRP_ALGO_MRU1] + reg_offset, + BIT(slice_offset), mru_rollover); + if (ret) + return ret; + + alloc_oneway_en =3D config->alloc_oneway_en << slice_offset; + ret =3D regmap_update_bits(drv_data->bcast_regmap, + cfg->reg_offset[LLCC_TRP_ALGO_ALLOC0] + reg_offset, + BIT(slice_offset), alloc_oneway_en); + if (ret) + return ret; + + ovcap_en =3D config->ovcap_en << slice_offset; + ret =3D regmap_update_bits(drv_data->bcast_regmap, + cfg->reg_offset[LLCC_TRP_ALGO_ALLOC1] + reg_offset, + BIT(slice_offset), ovcap_en); + if (ret) + return ret; + + ovcap_prio =3D config->ovcap_prio << slice_offset; + ret =3D regmap_update_bits(drv_data->bcast_regmap, + cfg->reg_offset[LLCC_TRP_ALGO_ALLOC2] + reg_offset, + BIT(slice_offset), ovcap_prio); + if (ret) + return ret; + + vict_prio =3D config->vict_prio << slice_offset; + ret =3D regmap_update_bits(drv_data->bcast_regmap, + cfg->reg_offset[LLCC_TRP_ALGO_ALLOC3] + reg_offset, + BIT(slice_offset), vict_prio); + if (ret) + return ret; + + if (config->activate_on_init) { + desc =3D llcc_slice_getd(config->usecase_id); + if (PTR_ERR_OR_ZERO(desc)) + return -EINVAL; + + ret =3D llcc_slice_activate(desc); + } + + return ret; +} + static int qcom_llcc_cfg_program(struct platform_device *pdev, const struct qcom_llcc_config *cfg) { @@ -3880,10 +4088,18 @@ static int qcom_llcc_cfg_program(struct platform_de= vice *pdev, sz =3D drv_data->cfg_size; llcc_table =3D drv_data->cfg; =20 - for (i =3D 0; i < sz; i++) { - ret =3D _qcom_llcc_cfg_program(&llcc_table[i], cfg); - if (ret) - return ret; + if (drv_data->version >=3D LLCC_VERSION_6_0_0_0) { + for (i =3D 0; i < sz; i++) { + ret =3D _qcom_llcc_cfg_program_v6(&llcc_table[i], cfg); + if (ret) + return ret; + } + } else { + for (i =3D 0; i < sz; i++) { + ret =3D _qcom_llcc_cfg_program(&llcc_table[i], cfg); + if (ret) + return ret; + } } =20 return ret; --=20 2.48.1 From nobody Wed Dec 17 00:02:01 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 58151299A80 for ; Mon, 12 May 2025 20:54:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747083297; cv=none; b=VAaFiqMCjk+RnlZ+bWfuQgeEUY0nON1i0cAspuQErllKB0PfHXIQGgt1/FWWn/C6zQCrCkx8ch35fn4IcVFF+nh1GVIjH2Tb6P5a6ipE5GPegT5tqVILxThd8vwCkNiSpFmgsShdXoGdF2TulWI6VRSzRndONMOhQPSKr7VxCM8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747083297; c=relaxed/simple; bh=+qxkYO6LWLqJqAQ+Xj/QIDTu2Terv0LqWENxCicP7PU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FdzxFwlMd/HAL8zYEag5nOP7ldT2OPFjEYj5ElbS4WG2IrMiFVHCFL8qJRUmyH6cs0wjXBcZl9TKaZ2KrHFHPEfbhQvtQdKhzRMClYv6rGFcZvMpMgAcU31A6LVOAw+sz5b6VjmCRfx3pJT/XTVl8vcO8AOT63LIN2CJeh/6NXw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=bGdKma3G; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="bGdKma3G" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54CJeDVJ011347 for ; Mon, 12 May 2025 20:54:53 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= fYdMnfSshX04WFneEQP6h3ato83zH/7J1BPEJ0aRSSE=; b=bGdKma3G6NWXDjrb xuDOiBd8I8uAgFaZUAgPMMHGzIad5ML8sD4p4WGLvHtxU6P6wt1SRDV7dQ7ZN+pO UM7cnApJMR/5mgRNMlaPvdN4XNPb0mL3gNzrHeNDU1qRT4xb+Hv6oBFmIvhEm+Jz wCi2ImLRni92LYScPF4k37Jm010nZL7qJNiTxVtzLHUE/WJFhuZneHcessYX/yhn ZBHejfc8qvm3PzIJVcZGNCP/mO4fTNuSMYMCIMq66xLvvxGAjJWaCCkCxXyUWVzP LXMsWrEvt2uPkK7gfvIq4w4DXb9r4XskQMGY4KxdwJoO682OhnPUuVPbhw2sKux0 SOiUVA== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46hyynwf31-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 12 May 2025 20:54:53 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-30c1c4a8274so4666945a91.2 for ; Mon, 12 May 2025 13:54:53 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747083292; x=1747688092; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fYdMnfSshX04WFneEQP6h3ato83zH/7J1BPEJ0aRSSE=; b=WtE2krmINqEdFMg6RkihulIWwn9i2xnHS0Vp28LFoQQmZK7wzoX41pSZ2gfifIAn6q iLZq/de6oWV9gq6R7unm9iL2gePDapipIxtkzB5ujzHG+x0Z4Mgu/qOkL3vCm79rW5FM JaFU11lCmSqE3RBhsNhQM3oiRCXneOSonEtFksk4LUwKkKnpWjJHnWMhZNEvR5oA02v3 jWtCJF3iwBJ8H9mbsUqE+9AdQ+0Qex9x7u3VpvTLP+GifP1WNKeVWLxtu0KMJQXrGkG9 Urjrcb/wVOes09VaGWN1XhUbSl0DTMKUXXB5O94DG7FGZpymLlWhJ4e2F3XzZuRKhndI x9Ww== X-Forwarded-Encrypted: i=1; AJvYcCUbEVDuSyQ1mfAQap5zQzywcCNxnGc6yS3mCtsetIvxs+GWcNncPWweUqpCxUtZnffFpsQrTyOvmSxJNGQ=@vger.kernel.org X-Gm-Message-State: AOJu0YyWPxFBSwwR0oQ959HbRNXu4uJfqWtCpfkMAQSeXJRKXfMPN5/D fmI6xUWA2Q1gcIwes5NxCSolbKrwUIjWGniPww5MUaBPsnJg05H7cl8b3APt3uvXEED8EfVOdUJ Aa8J7YIDIW6vE+vTaByddaDoU0GCRbsKzNTeZqw6vQ5G7ilFAQcaFgPnHsaXM430= X-Gm-Gg: ASbGnctLY20bCLJg9U+K6il4/3ImUeHlIuSJxS2khmXQakoxLZ2G2kioE5gGhCTUyRJ rCefo8MqwiRf1eECPI2dK6FQ/9HdyI2VRU0qK2gIOOCQsiMpmFc5Sxwl7AY8hT4Zm65EIjvFA8I u5v6i4+Up4fGOeTCZwj2runTB6ny7DYTh3+nAZk44frujw8jlrneMG8SaKpbvw4Bx3ySQEj/Ni1 xYFxUX/VyRaoSuE07kMMwlmHqKV0ol0ITJdiRcVSxtUh9QUrhUN7Qt0N/sGPMgS6eRdn9smsAKm thyOjRG6qlAIZXvi1oPgb7reipl5g10jJ3ZbM8iv3HqtgMjeblv9VWh0tVo8+khNHE4= X-Received: by 2002:a17:90b:3b4a:b0:30a:a034:bb0c with SMTP id 98e67ed59e1d1-30c3d62ec5dmr22519072a91.28.1747083292364; Mon, 12 May 2025 13:54:52 -0700 (PDT) X-Google-Smtp-Source: AGHT+IF99n1ktaYUUe5cOGGVmNYMnRk7urOfqhv/NeSIl0dAg6V+QWRlqKKmTw8Q/cz+pz6mBiH0ng== X-Received: by 2002:a17:90b:3b4a:b0:30a:a034:bb0c with SMTP id 98e67ed59e1d1-30c3d62ec5dmr22519046a91.28.1747083291996; Mon, 12 May 2025 13:54:51 -0700 (PDT) Received: from hu-molvera-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-30c39df09dbsm7084867a91.26.2025.05.12.13.54.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 May 2025 13:54:51 -0700 (PDT) From: Melody Olvera Date: Mon, 12 May 2025 13:54:43 -0700 Subject: [PATCH v5 3/4] soc: qcom: llcc-qcom: Add support for SM8750 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250512-sm8750_llcc_master-v5-3-d78dca6282a5@oss.qualcomm.com> References: <20250512-sm8750_llcc_master-v5-0-d78dca6282a5@oss.qualcomm.com> In-Reply-To: <20250512-sm8750_llcc_master-v5-0-d78dca6282a5@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Conor Dooley , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Satya Durga Srinivasu Prabhala , Trilok Soni Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Melody Olvera , Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1747083286; l=8593; i=melody.olvera@oss.qualcomm.com; s=20241204; h=from:subject:message-id; bh=+qxkYO6LWLqJqAQ+Xj/QIDTu2Terv0LqWENxCicP7PU=; b=uC+QnQOhdzzuxBIyotDLUvhV9PKqEt245loelGlQ9O2xnLrnve3uan16Ac2gPsKrrUWVTU4sK EGLKPnojTWBD0n/envEMDTUpty5Gd3j++p+KbPk/NAa6areV7SNVdOy X-Developer-Key: i=melody.olvera@oss.qualcomm.com; a=ed25519; pk=1DGLp3zVYsHAWipMaNZZTHR321e8xK52C9vuAoeca5c= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTEyMDIxNSBTYWx0ZWRfX8nLBc0tkZGeM 0vyzlU8qwD2drWDSugH3RD+t6YNLGP/nzLaRvqP8GQoHzzw8Bgkw/GywfedfEb/MwOcNVTpRYQl tFhjGdfrJ4YLmxzgmorkIdQJoRL+sz4B/ft0u5FCAYkTjl+JBxeMqlj44xi5wDJuTH6qTvhDAiQ rn/SlxWGQdAGrEzOeVuGxa/ouC6sePkqYLMcL9aVIfCrRNV4C60qHvVWSCpKbcOyJbQbYh4AZoe ec831N9cNFVQOHHciapYCiUi6RhQaEM+7+ldlYOxw+ntfGTws3QnB+PUcmTDnJaZ7q2lsvgN+pO hl9Flzi8P47n8q3uMJdX2TGz8yb4rMEaRnTLXBQ+26HRIv6rCRESKfrZaEoJgjy83JnvAOVG077 m8EayLk8bbHi6tdGckf0pUCrbsGK93XnSYUS13Exh4WtZdGkW3V7SzGaTUmJuO7foF8IPT17 X-Proofpoint-ORIG-GUID: 5P4_6AePHjdvlucxKjH0S3SqumLCslD6 X-Authority-Analysis: v=2.4 cv=Uo9jN/wB c=1 sm=1 tr=0 ts=6822601d cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=zHNgQWnGFwCULUzyGxAA:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-GUID: 5P4_6AePHjdvlucxKjH0S3SqumLCslD6 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-12_07,2025-05-09_01,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 malwarescore=0 phishscore=0 mlxscore=0 adultscore=0 impostorscore=0 suspectscore=0 bulkscore=0 spamscore=0 mlxlogscore=999 lowpriorityscore=0 priorityscore=1501 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2505120215 Add system cache table and configs for SM8750 SoCs. Signed-off-by: Melody Olvera Reviewed-by: Konrad Dybcio --- drivers/soc/qcom/llcc-qcom.c | 273 +++++++++++++++++++++++++++++++++= ++++ include/linux/soc/qcom/llcc-qcom.h | 8 ++ 2 files changed, 281 insertions(+) diff --git a/drivers/soc/qcom/llcc-qcom.c b/drivers/soc/qcom/llcc-qcom.c index 958f9e03f1d5e4946ca7ed340f05b8e01929794e..192edc3f64dc3eee12ab5ebdb90= 34cd0e2010891 100644 --- a/drivers/soc/qcom/llcc-qcom.c +++ b/drivers/soc/qcom/llcc-qcom.c @@ -2689,6 +2689,263 @@ static const struct llcc_slice_config sm8650_data[]= =3D { }, }; =20 +static const struct llcc_slice_config sm8750_data[] =3D { + { + .usecase_id =3D LLCC_CPUSS, + .slice_id =3D 1, + .max_cap =3D 5120, + .priority =3D 1, + .bonus_ways =3D 0xffffffff, + .activate_on_init =3D true, + .write_scid_en =3D true, + }, { + .usecase_id =3D LLCC_MDMHPFX, + .slice_id =3D 24, + .max_cap =3D 1024, + .priority =3D 5, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_VIDSC0, + .slice_id =3D 2, + .max_cap =3D 512, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_AUDIO, + .slice_id =3D 35, + .max_cap =3D 512, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_MDMHPGRW, + .slice_id =3D 25, + .max_cap =3D 1024, + .priority =3D 5, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_MODHW, + .slice_id =3D 26, + .max_cap =3D 1024, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_CMPT, + .slice_id =3D 34, + .max_cap =3D 4096, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_GPUHTW, + .slice_id =3D 11, + .max_cap =3D 512, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_GPU, + .slice_id =3D 9, + .max_cap =3D 5632, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .write_scid_en =3D true, + .write_scid_cacheable_en =3D true + }, { + .usecase_id =3D LLCC_MMUHWT, + .slice_id =3D 18, + .max_cap =3D 768, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .activate_on_init =3D true, + }, { + .usecase_id =3D LLCC_DISP, + .slice_id =3D 16, + .max_cap =3D 7168, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .cache_mode =3D 2, + .stale_en =3D true, + }, { + .usecase_id =3D LLCC_VIDFW, + .slice_id =3D 17, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_CAMFW, + .slice_id =3D 20, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_MDMPNG, + .slice_id =3D 27, + .max_cap =3D 256, + .priority =3D 5, + .fixed_size =3D true, + .bonus_ways =3D 0xf0000000, + }, { + .usecase_id =3D LLCC_AUDHW, + .slice_id =3D 22, + .max_cap =3D 512, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_CVP, + .slice_id =3D 8, + .max_cap =3D 800, + .priority =3D 5, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .vict_prio =3D true, + }, { + .usecase_id =3D LLCC_MODPE, + .slice_id =3D 29, + .max_cap =3D 256, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xf0000000, + .alloc_oneway_en =3D true, + }, { + .usecase_id =3D LLCC_WRCACHE, + .slice_id =3D 31, + .max_cap =3D 512, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .activate_on_init =3D true, + }, { + .usecase_id =3D LLCC_CVPFW, + .slice_id =3D 19, + .max_cap =3D 64, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_CMPTHCP, + .slice_id =3D 15, + .max_cap =3D 256, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_LCPDARE, + .slice_id =3D 30, + .max_cap =3D 128, + .priority =3D 5, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .activate_on_init =3D true, + .alloc_oneway_en =3D true, + }, { + .usecase_id =3D LLCC_AENPU, + .slice_id =3D 3, + .max_cap =3D 3072, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .cache_mode =3D 2, + }, { + .usecase_id =3D LLCC_ISLAND1, + .slice_id =3D 12, + .max_cap =3D 7936, + .priority =3D 7, + .fixed_size =3D true, + .bonus_ways =3D 0x7fffffff, + }, { + .usecase_id =3D LLCC_DISP_WB, + .slice_id =3D 23, + .max_cap =3D 512, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_VIDVSP, + .slice_id =3D 4, + .max_cap =3D 256, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + }, { + .usecase_id =3D LLCC_VIDDEC, + .slice_id =3D 5, + .max_cap =3D 6144, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .cache_mode =3D 2, + .ovcap_prio =3D true, + .parent_slice_id =3D 33, + }, { + .usecase_id =3D LLCC_CAMOFE, + .slice_id =3D 33, + .max_cap =3D 6144, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .stale_en =3D true, + .ovcap_prio =3D true, + .parent_slice_id =3D 33, + }, { + .usecase_id =3D LLCC_CAMRTIP, + .slice_id =3D 13, + .max_cap =3D 1024, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .stale_en =3D true, + .ovcap_prio =3D true, + .parent_slice_id =3D 33, + }, { + .usecase_id =3D LLCC_CAMSRTIP, + .slice_id =3D 14, + .max_cap =3D 6144, + .priority =3D 4, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .stale_en =3D true, + .ovcap_prio =3D true, + .parent_slice_id =3D 33, + }, { + .usecase_id =3D LLCC_CAMRTRF, + .slice_id =3D 7, + .max_cap =3D 3584, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .stale_en =3D true, + .ovcap_prio =3D true, + .parent_slice_id =3D 33, + }, { + .usecase_id =3D LLCC_CAMSRTRF, + .slice_id =3D 21, + .max_cap =3D 6144, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .stale_en =3D true, + .ovcap_prio =3D true, + .parent_slice_id =3D 33, + }, { + .usecase_id =3D LLCC_CPUSSMPAM, + .slice_id =3D 6, + .max_cap =3D 2048, + .priority =3D 1, + .fixed_size =3D true, + .bonus_ways =3D 0xffffffff, + .activate_on_init =3D true, + .write_scid_en =3D true, + }, +}; + static const struct llcc_slice_config qcs615_data[] =3D { { .usecase_id =3D LLCC_CPUSS, @@ -3454,6 +3711,16 @@ static const struct qcom_llcc_config sm8650_cfg[] = =3D { }, }; =20 +static const struct qcom_llcc_config sm8750_cfg[] =3D { + { + .sct_data =3D sm8750_data, + .size =3D ARRAY_SIZE(sm8750_data), + .skip_llcc_cfg =3D false, + .reg_offset =3D llcc_v6_reg_offset, + .edac_reg_offset =3D &llcc_v6_edac_reg_offset, + }, +}; + static const struct qcom_llcc_config x1e80100_cfg[] =3D { { .sct_data =3D x1e80100_data, @@ -3564,6 +3831,11 @@ static const struct qcom_sct_config sm8650_cfgs =3D { .num_config =3D ARRAY_SIZE(sm8650_cfg), }; =20 +static const struct qcom_sct_config sm8750_cfgs =3D { + .llcc_config =3D sm8750_cfg, + .num_config =3D ARRAY_SIZE(sm8750_cfg), +}; + static const struct qcom_sct_config x1e80100_cfgs =3D { .llcc_config =3D x1e80100_cfg, .num_config =3D ARRAY_SIZE(x1e80100_cfg), @@ -4318,6 +4590,7 @@ static const struct of_device_id qcom_llcc_of_match[]= =3D { { .compatible =3D "qcom,sm8450-llcc", .data =3D &sm8450_cfgs }, { .compatible =3D "qcom,sm8550-llcc", .data =3D &sm8550_cfgs }, { .compatible =3D "qcom,sm8650-llcc", .data =3D &sm8650_cfgs }, + { .compatible =3D "qcom,sm8750-llcc", .data =3D &sm8750_cfgs }, { .compatible =3D "qcom,x1e80100-llcc", .data =3D &x1e80100_cfgs }, { } }; diff --git a/include/linux/soc/qcom/llcc-qcom.h b/include/linux/soc/qcom/ll= cc-qcom.h index 8e5d78fb4847a232ab17a66c2775552dcb287752..7a69210a250c4646b7fd6cf4009= 95e35d3f00493 100644 --- a/include/linux/soc/qcom/llcc-qcom.h +++ b/include/linux/soc/qcom/llcc-qcom.h @@ -24,6 +24,7 @@ #define LLCC_CMPTDMA 15 #define LLCC_DISP 16 #define LLCC_VIDFW 17 +#define LLCC_CAMFW 18 #define LLCC_MDMHPFX 20 #define LLCC_MDMPNG 21 #define LLCC_AUDHW 22 @@ -67,6 +68,13 @@ #define LLCC_EVCS_LEFT 67 #define LLCC_EVCS_RIGHT 68 #define LLCC_SPAD 69 +#define LLCC_VIDDEC 70 +#define LLCC_CAMOFE 71 +#define LLCC_CAMRTIP 72 +#define LLCC_CAMSRTIP 73 +#define LLCC_CAMRTRF 74 +#define LLCC_CAMSRTRF 75 +#define LLCC_CPUSSMPAM 89 =20 /** * struct llcc_slice_desc - Cache slice descriptor --=20 2.48.1 From nobody Wed Dec 17 00:02:01 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5B30D299A97 for ; Mon, 12 May 2025 20:54:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747083297; cv=none; b=turb7+mLsa5edhrZQxdxrwaW4lw58pRZA3gZCZn2UDP39TNUyYL+DuGIeeb1TtvNyf+JYbwkAMM5N5I/w28WkDbzKtfWtkbYHWWyfItmJMVdda1qMZQEvXKMbV5Ed69SntBpzz1WWUNw4jAUt8r+bVvQkC/yYfBu5sPHmjMScHE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1747083297; c=relaxed/simple; bh=Y26Uhiax7G8sUEDMgjWq7ztl9VANn4jMjRayAOUnWFo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gpf1fjcktOPlWGSr6ru4/VSGgBpGmPj6j23FJPJVxLqDwgZlizsJYoCMCj5F2xJLkBpnJGMxvviEQDc0wGL53f763+aIsz53iJXtXQDBajlTmTH+UaqGRmUFvFnzENsTqrFi69EA2DVgGK+tr069gcKqrk/w5o7BQwpdVRwk/eQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Am0TAGUG; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Am0TAGUG" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 54CIZvx2029694 for ; Mon, 12 May 2025 20:54:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Yoy9PsLWgKeThBrkczbDdghhyIyxuR5eQn630g//EL0=; b=Am0TAGUGc/8STzRQ ejdTYobEjMA5od74RS6o7VZM50f/NJvEZtPQ52pQWh/O6A7c+kgKKu/FxGqQbrat jJHbpuoludIhTK2tUOqmrdhgJS6GX2z8dr9QLi9Q8Mx6ORRZP5dQjHJD6GcQvKqs o1JS/LC0LOe4Fx0lI69ILBAZP/nmvL3tZ3z/VqjdYNlZ8Hqur8EnpBlXzXxYPnMW NzdYVUuzGBS1qnjs5dj70Ekbog3x0yzji2mz/RVIG0eYO8vD3MdlorPqLN2f3xHt jipGNTGfUDCgbcfp6eg6Nsf9HkZZKKOKPPdyRivBhoA+/WtvBKYy/8gFesPk6EtZ LEGL1Q== Received: from mail-pj1-f71.google.com (mail-pj1-f71.google.com [209.85.216.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 46hvghdtv6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 12 May 2025 20:54:54 +0000 (GMT) Received: by mail-pj1-f71.google.com with SMTP id 98e67ed59e1d1-30ad109bc89so5330361a91.0 for ; Mon, 12 May 2025 13:54:54 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747083294; x=1747688094; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Yoy9PsLWgKeThBrkczbDdghhyIyxuR5eQn630g//EL0=; b=C6/0YHE7MIDtia4SlU/abkezAcdaIgWxLt7VP3Ng955gA+r8h8VTznZ4ZxpUY3JSW7 w1efRSzWldqTF+PiXyfxKxhCvDl0P8EXAyBGyZVKRxW3kLB9uWVC7dP8lygVmj8pN7Or kkg3wi/QbGweXWsCE64jgpM3ywwa7ARoGib/BNC/IchfbB6kNsq3rzVlbZ0F+abpWi/X wdbkphM293WmgKX3W3pZMZp2tLtkwvoY37njNMKLhN3gxqHAGwjmlmPOHa7dAwOc4ab7 xB714EVtD02OVSA9/4JsjFeDUEpDcZUyIoBLBYM3/UzCtBhrz0OGun55E1IJA7CtGVdO hRbA== X-Forwarded-Encrypted: i=1; AJvYcCXqoz2OfrJ7wmDcvBX/CSgaTSamLauFO8tJ88EIXc5nYcUQEAR9CdLqAmgkUq5WDglppGPykcru4E2uLjc=@vger.kernel.org X-Gm-Message-State: AOJu0YzaBwtWPJiNg4KuobJNdKQKvyJ2T1gmRGXrKcKQBVDLKCrEqPxS F62qwl9duefggqKOdjpqfgNr7NeluVDQ/pNnoIzosWuHEnyxNuaVxb0rf4RJrWYcsyHU3lLn24L nCsM/efNAJ7LmQbn5RZj8quz8z5m1P7f5JbUKafWkBkIeR+Rld7z5Vx3oyTCjItU= X-Gm-Gg: ASbGnctUd5Mez/yzpBFseZzENjUKf+hASOWvoP6vkrUZwNXaWjosVrty5Lsoy6CjAnv lbKk78ukRznlH/JYvt51rF80NsCcy0AUDZbcBADNIZ5UyETsAgq0OxwQrm6YjaHTG8mU3NdpGMd Rt19ag2VhITqyHJaLlvfT1ThC0bC0Ox9EPUuMth7XygAlBAd65ZfX+EJb+fReBKJbelkDFml7rH aQmjvXhC0j5tipkSVPsMIh1Zj6mSgR+LD9AO9HPhOjVDPCnwYEZK49fm/kuBFz8wqc+VaFkIkJi cXVuHtaSK3nnLe7Sdtg1LxhMiNfTxJII6iGAOyt72kD2a1sTRLdkFyx8LKy9WZJgqsQ= X-Received: by 2002:a17:90b:1b0b:b0:2fa:13d9:39c with SMTP id 98e67ed59e1d1-30c3cff61e0mr25897045a91.14.1747083293707; Mon, 12 May 2025 13:54:53 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFtSgsc3fAzqEn4+5DUFx+rHn0Vq/09BHOt8ZUoac7ndBSRyefwtbPMB5PCX61w305SR4ts3g== X-Received: by 2002:a17:90b:1b0b:b0:2fa:13d9:39c with SMTP id 98e67ed59e1d1-30c3cff61e0mr25897015a91.14.1747083293346; Mon, 12 May 2025 13:54:53 -0700 (PDT) Received: from hu-molvera-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-30c39df09dbsm7084867a91.26.2025.05.12.13.54.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 May 2025 13:54:52 -0700 (PDT) From: Melody Olvera Date: Mon, 12 May 2025 13:54:44 -0700 Subject: [PATCH v5 4/4] arm64: dts: qcom: sm8750: Add LLCC node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250512-sm8750_llcc_master-v5-4-d78dca6282a5@oss.qualcomm.com> References: <20250512-sm8750_llcc_master-v5-0-d78dca6282a5@oss.qualcomm.com> In-Reply-To: <20250512-sm8750_llcc_master-v5-0-d78dca6282a5@oss.qualcomm.com> To: Bjorn Andersson , Konrad Dybcio , Conor Dooley , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Satya Durga Srinivasu Prabhala , Trilok Soni Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Melody Olvera , Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1747083286; l=1338; i=melody.olvera@oss.qualcomm.com; s=20241204; h=from:subject:message-id; bh=Y26Uhiax7G8sUEDMgjWq7ztl9VANn4jMjRayAOUnWFo=; b=yXbfnjFs8Zlj/HOkYoDoXpHHq7s2EfLz4FJyHF4GEOSsr06+W0/m/bX+cVuRZnhoUQbypY/Dz kPwXmcCR1+WBupZbPqz70X+qjxEmKc7Ja9WeXrMXqtjK8wDmqGqPe3+ X-Developer-Key: i=melody.olvera@oss.qualcomm.com; a=ed25519; pk=1DGLp3zVYsHAWipMaNZZTHR321e8xK52C9vuAoeca5c= X-Proofpoint-GUID: v-62NMNE7-bjfKAHs93BjYyrzIeOhr3G X-Proofpoint-ORIG-GUID: v-62NMNE7-bjfKAHs93BjYyrzIeOhr3G X-Authority-Analysis: v=2.4 cv=AMDybF65 c=1 sm=1 tr=0 ts=6822601e cx=c_pps a=UNFcQwm+pnOIJct1K4W+Mw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=dt9VzEwgFbYA:10 a=EUspDBNiAAAA:8 a=Gx2GX35Bv4c8b2S2wRcA:9 a=QEXdDO2ut3YA:10 a=uKXjsCUrEbL0IQVhDsJ9:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNTEyMDIxNSBTYWx0ZWRfX2noMm1txVB2N 3nPcJOWLSPYsxVmKuOIeFUC7FdzC+X7EkGjwy9vxi5DOlNjWZW5jiOJAsAumB/UYbX0KTN8DXYi i++8EZaGZ4K+5rRkHmMHcDBEhlq6SVT7+fS/V4Ob2nQKLzdJFY9HLODoq1IcQlGHE38QxiyF18k gE7oOPR0m2q4MZHj++/CaDU1s43nQaiE4dAfnKbFGeczJVTXi2n1jgea1uVa03pf/9Exx5/n4t9 3o/vnHH4EUrzwk+0hyDRFrF9SIq62kTUR+1EzP6XvRdSvqOsRxhmw1iTHbv31POHGbCQgsfT2+l 98qgn39LRjyYC+lIjrzRaC65CmLppseAYfZ4kSVrAsJ3ekjCKPPn8SYhiE54fntqeQ8rPdHI4j2 CXIr4PLe8MPf85gfoGbU6o73qMPT3ScJpC7UIzksLUK2fU7J8EDYhx9g/m/O/EM0VFRI8oJ+ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-05-12_07,2025-05-09_01,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 spamscore=0 priorityscore=1501 adultscore=0 impostorscore=0 phishscore=0 malwarescore=0 bulkscore=0 lowpriorityscore=0 mlxscore=0 mlxlogscore=701 suspectscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2505120215 Add LLCC node for SM8750 SoC. Signed-off-by: Melody Olvera Reviewed-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sm8750.dtsi | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8750.dtsi b/arch/arm64/boot/dts/qco= m/sm8750.dtsi index 149d2ed17641a085d510f3a8eab5a96304787f0c..980ba1ca23c487b9225b7387288= 9f02c2611e68e 100644 --- a/arch/arm64/boot/dts/qcom/sm8750.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8750.dtsi @@ -3402,6 +3402,24 @@ gem_noc: interconnect@24100000 { #interconnect-cells =3D <2>; }; =20 + system-cache-controller@24800000 { + compatible =3D "qcom,sm8750-llcc"; + reg =3D <0x0 0x24800000 0x0 0x200000>, + <0x0 0x25800000 0x0 0x200000>, + <0x0 0x24c00000 0x0 0x200000>, + <0x0 0x25c00000 0x0 0x200000>, + <0x0 0x26800000 0x0 0x200000>, + <0x0 0x26c00000 0x0 0x200000>; + reg-names =3D "llcc0_base", + "llcc1_base", + "llcc2_base", + "llcc3_base", + "llcc_broadcast_base", + "llcc_broadcast_and_base"; + + interrupts =3D ; + }; + nsp_noc: interconnect@320c0000 { compatible =3D "qcom,sm8750-nsp-noc"; reg =3D <0x0 0x320c0000 0x0 0x13080>; --=20 2.48.1