From nobody Wed Dec 17 10:44:37 2025 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1230C1EA7E6; Sat, 10 May 2025 07:45:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746863111; cv=none; b=ne0UJO8VW2SeHPAhpywx3g2IsVMwFHupI57jjJq7zOXoHR+MQfZTSpufWsbk1HxFU3hGxt3dICLNChwg+XN0zP52tNqFMis1CYxBzHOhv2mm0ACVFVFoxJPlUbOHAfYkdg+38h7jEBnA+bV41tICR4FS1ZcVd7qx5UWaFkcdOOU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746863111; c=relaxed/simple; bh=UDYWDg2Yz1nJiRbj7Z8QC9FBgMmCSf4p9oWrfm2p7xg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=fjF+3ugIcpPGGeSeUmnRyY9kl/ZodySqUYz4u1cYcXX5csJo0oUdAq66evdaZtQL4+QLwC2gc6S6mQQ3VgW7VX6d4s9tClsmkhUIzGSpV/+qyyZ9S2tG4iXE0NIuL1EaBtfP/aIOHfXiHGlmRRe5iZCRhTrqaoJ9j66TaMzUDyw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=UwhO4hHz; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="UwhO4hHz" Received: by smtp.kernel.org (Postfix) with ESMTPS id 4FDEBC4CEEE; Sat, 10 May 2025 07:45:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1746863109; bh=UDYWDg2Yz1nJiRbj7Z8QC9FBgMmCSf4p9oWrfm2p7xg=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=UwhO4hHzvTUyEUINoVyRSWnnIgJzC5hOQVCO9nDINmlMcBN3nuVHK3PkpmD5WQx3s qPcF5oa4erEFUPF5LGF6+AEKGjbrr74VxRSx/nJiNQ5MeFrolF5Xc4B0WRaYDxXVWy 4nu1eqS1UAhHhmFoZsd40s8KiZp35qpYYQVAw10EFEpQpbXBrh5uBSvHsev0kAcr31 5br9k4qZW3S1FCQxtCs1bxRLAH9/MDrX6CAPKnjh6kJbhFyCisQyxFw7ONNdyyLlFr w91QEUWn8KsN/1p2Ocyeg1f32koQM5Eq5mGj64VpDbxa6SHZb5Yz0Cm47/c1irjgVT 9CbefdFbMZZuQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 47295C3ABCE; Sat, 10 May 2025 07:45:09 +0000 (UTC) From: Sven Peter via B4 Relay Date: Sat, 10 May 2025 07:44:47 +0000 Subject: [PATCH 7/7] arm64: dts: apple: t8112: Add eFuses node Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250510-nvmem-dt-v1-7-eccfa6e33f6a@svenpeter.dev> References: <20250510-nvmem-dt-v1-0-eccfa6e33f6a@svenpeter.dev> In-Reply-To: <20250510-nvmem-dt-v1-0-eccfa6e33f6a@svenpeter.dev> To: Srinivas Kandagatla , Janne Grunau , Alyssa Rosenzweig , Neal Gompa , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: linux-kernel@vger.kernel.org, asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Sven Peter X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2946; i=sven@svenpeter.dev; h=from:subject:message-id; bh=j8UAIvDfj4+sxfGUjSBnpN2Tc+COrCSgMqHTgCD6qaE=; b=owGbwMvMwCHmIlirolUq95LxtFoSQ4Y8C5Pvvb3nd1S1va7TWWZrYM+v6bqTeS8fM9ssXjbtb PmbkmodpSwMYhwMsmKKLNv325s+efhGcOmmS+9h5rAygQxh4OIUgImEBjH8FXX64lD5sPT+0iwf owVXjNfdcTAz+rX278Qvz60knwV4ODEyrGq35UgWbrn35/0rpRd8fzw/vs7JcPXXSZl47aTtUvH fPAA= X-Developer-Key: i=sven@svenpeter.dev; a=openpgp; fpr=A1E3E34A2B3C820DBC4955E5993B08092F131F93 X-Endpoint-Received: by B4 Relay for sven@svenpeter.dev/default with auth_id=167 X-Original-From: Sven Peter Reply-To: sven@svenpeter.dev From: Janne Grunau Add the eFuse controller and the nvmem cells required for both Type-C PHYs Signed-off-by: Janne Grunau Signed-off-by: Sven Peter --- arch/arm64/boot/dts/apple/t8112.dtsi | 97 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 97 insertions(+) diff --git a/arch/arm64/boot/dts/apple/t8112.dtsi b/arch/arm64/boot/dts/app= le/t8112.dtsi index d9b966d68e4fae2dfb21d6fb7a97ebba81643ae8..4dec6415ef73e922dd574997569= ad0e6acbc9658 100644 --- a/arch/arm64/boot/dts/apple/t8112.dtsi +++ b/arch/arm64/boot/dts/apple/t8112.dtsi @@ -782,6 +782,103 @@ wdt: watchdog@23d2b0000 { interrupts =3D ; }; =20 + efuse@23d2c8000 { + compatible =3D "apple,t8112-efuses", "apple,efuses"; + reg =3D <0x2 0x3d2c8000 0x0 0x1000>; + #address-cells =3D <1>; + #size-cells =3D <1>; + + atcphy0_auspll_rodco_bias_adjust: efuse@480,20 { + reg =3D <0x480 4>; + bits =3D <20 3>; + }; + + atcphy0_auspll_rodco_encap: efuse@480,23 { + reg =3D <0x480 4>; + bits =3D <23 2>; + }; + + atcphy0_auspll_dtc_vreg_adjust: efuse@480,25 { + reg =3D <0x480 4>; + bits =3D <25 3>; + }; + + atcphy0_auspll_fracn_dll_start_capcode: efuse@480,28 { + reg =3D <0x480 4>; + bits =3D <28 2>; + }; + + atcphy0_aus_cmn_shm_vreg_trim: efuse@480,30 { + reg =3D <0x480 8>; + bits =3D <30 5>; + }; + + atcphy0_cio3pll_dco_coarsebin0: efuse@484,3 { + reg =3D <0x484 4>; + bits =3D <3 6>; + }; + + atcphy0_cio3pll_dco_coarsebin1: efuse@484,9 { + reg =3D <0x484 4>; + bits =3D <9 6>; + }; + + atcphy0_cio3pll_dll_start_capcode: efuse@484,15 { + reg =3D <0x484 4>; + bits =3D <15 2>; + }; + + atcphy0_cio3pll_dtc_vreg_adjust: efuse@484,17 { + reg =3D <0x484 0x4>; + bits =3D <17 3>; + }; + + atcphy1_auspll_rodco_bias_adjust: efuse@484,30 { + reg =3D <0x484 8>; + bits =3D <30 3>; + }; + + atcphy1_auspll_rodco_encap: efuse@488,1 { + reg =3D <0x488 8>; + bits =3D <1 2>; + }; + + atcphy1_auspll_dtc_vreg_adjust: efuse@488,3 { + reg =3D <0x488 4>; + bits =3D <3 3>; + }; + + atcphy1_auspll_fracn_dll_start_capcode: efuse@488,6 { + reg =3D <0x488 4>; + bits =3D <6 2>; + }; + + atcphy1_aus_cmn_shm_vreg_trim: efuse@488,8 { + reg =3D <0x488 4>; + bits =3D <8 5>; + }; + + atcphy1_cio3pll_dco_coarsebin0: efuse@488,13 { + reg =3D <0x488 4>; + bits =3D <13 6>; + }; + + atcphy1_cio3pll_dco_coarsebin1: efuse@488,19 { + reg =3D <0x488 4>; + bits =3D <19 6>; + }; + + atcphy1_cio3pll_dll_start_capcode: efuse@488,25 { + reg =3D <0x488 4>; + bits =3D <25 2>; + }; + + atcphy1_cio3pll_dtc_vreg_adjust: efuse@488,27 { + reg =3D <0x488 0x4>; + bits =3D <27 3>; + }; + }; + pinctrl_smc: pinctrl@23e820000 { compatible =3D "apple,t8112-pinctrl", "apple,pinctrl"; reg =3D <0x2 0x3e820000 0x0 0x4000>; --=20 2.34.1