From nobody Wed Dec 17 08:50:35 2025 Received: from mail-qk1-f173.google.com (mail-qk1-f173.google.com [209.85.222.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8DC762900B5; Fri, 9 May 2025 12:26:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746793615; cv=none; b=gpkq+1vOn6a19girg2nj0JO64u6UXpxBic5TU1qDhaeNq6pBkNUQ1A/zXlkBYjsy6R6VuNLQluEUp7gnqQdb4SEpDLK0iL3fc9bkzNa5ol/rjSrfoTOV01Dhrf/qoMa8NhVqhD/tsvQXm8vD426Kc3fK6t8qeOoBe4pIVUMiIV8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746793615; c=relaxed/simple; bh=sn8V8z0Gjhw1CZXRd4I2Qhlri39dZfzZ2vvnaba0aZw=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=gxhKB03NvQXWPQzka+rWE+1eFOUtCMJokVTMtEtGf4SYuz4BQ5N8aQTiEQ80IjJXV9wYcDwi5vWXtdjro5UN+E74jD6TVcSabTNy2o1rIvCaUjGwoib+Lm5U6TX2ZouG0pXk/S9y2J3xTvem4byTR3sxOjSAd1wh0lrBpE3dIjk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=lqfZmkhY; arc=none smtp.client-ip=209.85.222.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="lqfZmkhY" Received: by mail-qk1-f173.google.com with SMTP id af79cd13be357-7c546334bdeso197917485a.2; Fri, 09 May 2025 05:26:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1746793612; x=1747398412; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=LX2AgnXjLZsaf/23m6DzBSsHeoFXJnMo+ci0aY0CQT8=; b=lqfZmkhYReXhyFsZUMR7A2QsCiRvK3NDhg+tlzTtkTDFoEsHQQ1dmSdtGZ8w8TIWkf P4t0MyCZUA+GJOV3724G8bSL8FS9+rY6I/oTExpr9Cvq4YR6scO3It2Yg7XCDDGA51vq dHbyaoUB+hK3EjFU206OogRC6VRtG11Sv5mbLfHTuM+LGZmJ3H/u9ZxtZmt+I1XgQH/8 R2GO0j/lIuMc673z7AdJNdkXd+PJpVdGOhKbvIyf5gO5ccSvqRHr6/apFFA3+9Yzvffp WQD3CzenPxsMw2lgmCbif37lvtuqNGTV0dNM5XuSRFap4yQ/qru5ONilXbJ3Ez+7fKyP ZVhw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1746793612; x=1747398412; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=LX2AgnXjLZsaf/23m6DzBSsHeoFXJnMo+ci0aY0CQT8=; b=X1PlUFHzH/ttJ7l2fNmupjEzoFWq/4VLC4qlPJ239ZSatj96HC+RySpvTnr8IvbD+m 8VNAiZ74H92rqJPbdrGYUbRUOrQTEAZFL+s/KgR8fYuYgXa5DXqzSDmdCcwHQmA0l8tM JZc/qDoS8FynJU2vc6q9Pn485HiOUJvLyWHxmydn+WVqitJwvduHBFwE9glBh/YDNOwX O7P1bclo9QKeHI3GBqHJLavFrP9PU/Z51OuXtW8jC41fw1LZusv2U9HC3APG87s46+8I jSJKCdm6jYIbSADI5EfB31EBogM9eWlo9QWEQPLEacUU+1QO9kuYVYDa26kDUMmfngJm 02kg== X-Forwarded-Encrypted: i=1; AJvYcCU0IoE+IEa40yY9f9q/QgbIlRNy2zl44QBHtp+amTtsdUlYYZzf6l9cX6eNZQoEH2vfzNvVAaYevoYHEg0P@vger.kernel.org, AJvYcCUrrutnnCBqRDB2bIWxkYyWih5rBcl5CUHPXWANGi4iCeil8fadUZNtEpVg43ITO8NgOD56DAbijs6T@vger.kernel.org X-Gm-Message-State: AOJu0YwXSv+CrI7aSyNPiqfrb2C5PTsfk2ZoG/CnrFTAk1VU/2Jkyqj4 z9M5HVH3j2BIKIB7fmCcIcjls/EBfOM/LwbWAnQ4cEkcOXGagqut X-Gm-Gg: ASbGnct8K7MnmcgqARNEFBoH/aeVbXNdadD6YmUXkbY6TBLcd2IW5G/L87jrzPyjAP9 lucIfy6erPsdVip3eUj+ObEzJNsvPWESf/ZDlPPFxtjSgWtvtuM4VWd/YaiIvikGwFkinZI10K5 b+QQ+cUMSAUg0qgSacI+P4kzZ0Vrcrli0ArgQqf+s0H+m1xYANjPOq0SwOj0mIrarwICSc4FBRN 0rF3rqNF7AV3lBPxilgjCdFpk7ZcZXjcUqRI7g0Lx+PlzpVJyjTALl7l3a6lT+tuPFA0PrAji8e gsk3TwSIt0dBgZeT/gFMB/NA4AhtPexm4qldR6aMqMIGhfRDZ0gE X-Google-Smtp-Source: AGHT+IG6sxLD+Cis5uDp/dpl1JHYadvIjwdjsVn6rAao3CymIp7nphXMUCDzYlOkiNt8Psg+xB9QkA== X-Received: by 2002:a05:620a:c55:b0:7c9:2344:ce59 with SMTP id af79cd13be357-7cd01102230mr540578185a.25.1746793612261; Fri, 09 May 2025 05:26:52 -0700 (PDT) Received: from localhost.localdomain ([216.237.233.165]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7cd00f4e19asm131843485a.4.2025.05.09.05.26.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 May 2025 05:26:51 -0700 (PDT) From: John Clark To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner Cc: Quentin Schulz , Jonas Karlman , Nicolas Frattaroli , Andrew Lunn , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, John Clark , Conor Dooley Subject: [PATCH RESEND v4 1/3] dt-bindings: vendor-prefixes: Add luckfox prefix Date: Fri, 9 May 2025 08:26:35 -0400 Message-Id: <20250509122637.26674-2-inindev@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20250509122637.26674-1-inindev@gmail.com> References: <20250509122637.26674-1-inindev@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add vendor prefix for Shenzhen Luckfox Technology Co., Ltd., which produces development boards like the Luckfox Omni3576. Signed-off-by: John Clark Acked-by: Conor Dooley --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index 86f6a19b28ae..9391e0c31bb8 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -892,6 +892,8 @@ patternProperties: description: Liebherr-Werk Nenzing GmbH "^lxa,.*": description: Linux Automation GmbH + "^luckfox,.*": + description: Shenzhen Luckfox Technology Co., Ltd. "^m5stack,.*": description: M5Stack "^macnica,.*": --=20 2.39.5 From nobody Wed Dec 17 08:50:35 2025 Received: from mail-qk1-f176.google.com (mail-qk1-f176.google.com [209.85.222.176]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 90A41290BD4; Fri, 9 May 2025 12:26:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.176 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746793617; cv=none; b=SW5GGPqf5twtiQ42WZG4RFms67JXZom0nkyItp9dPB9oIKj/sWsz4iUsbMBCeQq3+mrYQ0kreHYPnwTydVM5qJMc/LkYNbpzuva7mZI27gvO/QeeeA+tpA3bO2Fa/cYOH69IEnbxYBzI063wcTvrb7K5zUgHFLnrqZFflfFKMbM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746793617; c=relaxed/simple; bh=VTgyjfrZGKZAmezb4rBQ08cviL/JEGukuMxZcuqc1b0=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=JWjahxcKohovCIEerc8Ti5jSYDIfFJNDsJ548M5d69v7IJlbToJpMPb7K4b5iHg8+BuQw5ZkgRROZfRMXEJql52NtCmgRtMbZQqM92BRWkdcHws1Ifg2cPcTg9XGiOhYPyTo3DRZ4lwx84iy9aElwAdvKwpLZYUHSvipJKUnK+o= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=nXd5F3ot; arc=none smtp.client-ip=209.85.222.176 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="nXd5F3ot" Received: by mail-qk1-f176.google.com with SMTP id af79cd13be357-7c922734cc2so256415585a.1; Fri, 09 May 2025 05:26:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1746793614; x=1747398414; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=le5KQCvWqOEE8uCC3fpbzR33yLLuBj9VjVM/PROhn9Q=; b=nXd5F3otsUHesxXppBEDvWgEZX6C91KarDetkhz0TKJWYwjR7G5CFIKahkfhCamhpz L/65RcMeTz0H6y0e30+e+PIgC2uoRNma19b4+9lQLoUuav3xCk0+nOB00tb11wel7Z7s GzUmuIkuoL+bw2GJx+DoRbeQezh2+r3OINjv0hsoVhaBOPywrx5AVYch+WcEt8PTHa0j yFaH1sGo44SewASZGbj68rpvIZfxULiMsy8c3F8edfFy1yWVwlbS+uWshpvGm0D/G8Hm etZ6wHTwhZCU0dAHHFklqKvo8WFkOkbe7TVJTw2nwcVvhFwcyi47Hgg8d99niMFErB1f eJaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1746793614; x=1747398414; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=le5KQCvWqOEE8uCC3fpbzR33yLLuBj9VjVM/PROhn9Q=; b=DNoATHf6JVMjYz24HnpIFYPdIB31jc73W3sWpec012lOjR/676hWD/T1yKIdR9wUME cTuqRQVX0Yj1USech5lMatBo3fAJFyQU1KSlj2eSQoSdb+gfpRiY/1UZPBxKhl9PNlhh 0XqRezwkPjzeboWOCrOU0yifmGFa22MmitGcLjYtVHPA9F72/0RBBlE12PWxdJBwrWzw epycRy88ynyMxq+d0cMzOblaA5dFA1elzBpT3gSLuog8Ovr2J6sr6m17TgxyRrBqwuGE 09uJPziEbdOJl+bHlNuUzNazCpBSoPK9gIH74kMo6hZ8sZN2llQSUI0A+/ZomQOC/30c 0Gpw== X-Forwarded-Encrypted: i=1; AJvYcCVaSL05AaDqYdn8mSWwMwbGrsB10vm4M2mbRzMA+g10bAzBn0O0U4IOMF3MtgVkB5x7oXJcehIx6NdVx84N@vger.kernel.org, AJvYcCW6mjmXJUHaydHuwVMzkFWO4NLS5dTskTplU7kGLE09k8Ic8FaVz2J0/jwSq+OJHUIO6oMlf1H0nema@vger.kernel.org X-Gm-Message-State: AOJu0YyuQW86pEOBx5DhGtnRK+ECEyUZi2VbyS1Pi1Um4cW0fkiKCf1z P1D3KyT5QeKhlxjv6IRQaDSSvDpNBNNLfTwXrvwd6QIzwni47x6z X-Gm-Gg: ASbGncuvuYSOzB3cR/NAOA8fRinCsX4b3ABloc4ZrqjCxND9WiN+V5mfgDyknCBFERP khPNKOIQLSBOfUf1Dx4duhGaUzyaKrI4wU9OZdbVkBOWr4Y/HVzncFb+0h38k+JogUJk8BdOQMn jPmz3/vfr45G/ED8nY/d3ndZJKfKJ2grYUJZXM2CgnkU0ox93ZXEQAZSkkLCPeLEz6LIPBOjE29 OeiFb3RNll6E+pKX2B5jQbjkebpfe/kBgluIwVWTs9IU5BSKHRV8s9Lve63HyklU2JkrRKNbLRN 7/f1muGLsLcFK96YLfmTwYhhiNxmSr6BKoZJnVkbfu3rnEMkyObo X-Google-Smtp-Source: AGHT+IFmUN1sOyjiXVtW6fvf+qtt5Z/s83L1cfg+MbzsT46u6LjOO/rPg694Jihyms/1VYwtTVnq7w== X-Received: by 2002:a05:620a:c55:b0:7c5:d71c:6a47 with SMTP id af79cd13be357-7cd0177177bmr410380485a.8.1746793614322; Fri, 09 May 2025 05:26:54 -0700 (PDT) Received: from localhost.localdomain ([216.237.233.165]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7cd00f4e19asm131843485a.4.2025.05.09.05.26.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 May 2025 05:26:54 -0700 (PDT) From: John Clark To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner Cc: Quentin Schulz , Jonas Karlman , Nicolas Frattaroli , Andrew Lunn , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, John Clark Subject: [PATCH RESEND v4 2/3] dt-bindings: arm: rockchip: Add Luckfox Omni3576 and Core3576 bindings Date: Fri, 9 May 2025 08:26:36 -0400 Message-Id: <20250509122637.26674-3-inindev@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20250509122637.26674-1-inindev@gmail.com> References: <20250509122637.26674-1-inindev@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" This patch adds device tree binding support for Luckfox Core3576 Module based boards, specifically the Luckfox Omni3576, with compatibility for the Rockchip RK3576 SoC. Signed-off-by: John Clark Acked-by: Rob Herring (Arm) Reviewed-by: Quentin Schulz --- Documentation/devicetree/bindings/arm/rockchip.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Document= ation/devicetree/bindings/arm/rockchip.yaml index 455fbb290b77..92f494bae3bf 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -715,6 +715,13 @@ properties: - const: lckfb,tspi-rk3566 - const: rockchip,rk3566 =20 + - description: Luckfox Core3576 Module based boards + items: + - enum: + - luckfox,omni3576 + - const: luckfox,core3576 + - const: rockchip,rk3576 + - description: Lunzn FastRhino R66S / R68S items: - enum: --=20 2.39.5 From nobody Wed Dec 17 08:50:35 2025 Received: from mail-qk1-f178.google.com (mail-qk1-f178.google.com [209.85.222.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E3CB4291166; Fri, 9 May 2025 12:26:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.178 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746793620; cv=none; b=WbcTSKf3kZHaYdvPiJiBJO6WKovO2qw9ItnfLhiGfsonT4Gt0bxE3ZM9LV8F6pMmO9CY9Blza19d3fWWb8b6SzQH2U5ZM1G322in0iQTO0zOzL3pkTb62QRmExGl771BWmpfztPN75cNyT1pVTAE3ovsqQRqIBs/yiU5HF8JLyM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746793620; c=relaxed/simple; bh=nPhE7QWhJfsdM3s99iSC9J/ofj6E85ROJw92wykyxjQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=c2syicMrf72pRRvNHhJVcvEQ65QfPZoGCQg2rVYKvFgSUOIK7y4GuX48WXN9qrSTmPaks+6fCYPZTzdAG/P6giQiGFvChs7JeifPzI+gEA9pAJ/NgEDw1mAONPWTwdq1xj+dxVwBN6vBJkoM5CdjZy82davZl7eSlB8V599u7R0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HU/DVErj; arc=none smtp.client-ip=209.85.222.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HU/DVErj" Received: by mail-qk1-f178.google.com with SMTP id af79cd13be357-7c9677cd6d7so244414585a.3; Fri, 09 May 2025 05:26:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1746793617; x=1747398417; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9xaq5rONaizW1EswXEWLeszkgifDI7vEM7tEFz5RCsg=; b=HU/DVErjXyGg3GLOJK7qS79CSgpirFiXeI2isXLoIp2p6Ty+SQBlhRZRifKK4wdrzD ZZy3IxCLmRc7FbIpMJg1UMKTp9jX8vnhYSdLpbQOTgy7ykQTEp5GeTcKyYBe9mXWr6UH dvQPwfCVG4jhuIdoJKmznE7gXTQcpc/8DZNMEDA5RrrpLaiBoAzOvhmMxwGjm7+p+Sa3 0dhZ05BHg+Tgci0wA15PInBWBIsZfaly4KAsQjmrFh7iObiOWx5NAYAqZ1E0sezFmsyc nb01NK36ORDKb3mO+0jC522f+IoaMOYNI7nScaVS64B6Z0CNhrahJHyVJMRBIZdTyLRm MJwg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1746793617; x=1747398417; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9xaq5rONaizW1EswXEWLeszkgifDI7vEM7tEFz5RCsg=; b=pw3Q00FoxGWolrSnC6Z2GEK9qrefEN+vGVo3/j2Eh/+EzQHF3f9NXXAOqG+KFEDgxX 3gNajBtz0fVmD9kN9SkYZEuiB//Syi07gOQHY9ShOxBd+9HBjo2kYCC8eeRXeNjpgEpU yojKFeodHxANZ7HqCK/6Ku/3ZiEtQtWoZBROyKXHzTgj4kdl0URK9WoAFz3L4MrcntTI 7SPDDEBlgH0IoEw8Hn68eJAIiIlK2rax+i0GRMwPahI1Xkrhhd4ipKji6oO92BCWlHyf Oggd8qgxD9Vkm0iVvtRmoAgZxCv842F1Y+mivMzEn2yiFIXIdtKm/rapPE8gEgQTwqY9 8GEA== X-Forwarded-Encrypted: i=1; AJvYcCUvxru83NoTjmVMtGrxsgR8uegtYkzcaSdjM23nMmGgsqSWQspIKcCnSVWq/hFKhLWAe2GHcrdciujy@vger.kernel.org, AJvYcCXJHeTTrYm+XPXaeWzUpzvBzwyC/NyVAOxCndwf4umpr17ZEf91YqvRcpctT1npFA9zR3Ll/48NGexEI17j@vger.kernel.org X-Gm-Message-State: AOJu0YyrGt6NSqJgDHhSiCLusEVhHDNEW4iKOtkKOptGvHuzIcCTl9iH FKv4hv7f82c8JqpMRseXIko3/TKryzqTXAAtcfocnR2HT4uAA0Xx X-Gm-Gg: ASbGnct7bLGrlqaij+t0p2Y5bMoYOgvt+VTh8CGWtHvXzY2AeVHkt+BJEsIf3fHGEPY YY9vZqj6r9lrn8tQbx4qYKHWBVEe9lJT6S5BTsirM2Ui6+GdHnqnuIZ8hVuEnL0AI3xhbWFNF1J hr7SF2JDN7sW6sW0GpRcUiuUT/8EJsPKw+bEe6bxcQWKsn8hnB5GU/+TdEjI3/jSClvtFhmBhCN pbRqALlpOroO/iaVz80HFnuyj3F7SXblF2LF44B+ZCwI8bbamIewYgmZfABh3CyojnNA1VJ61Qd 0UqLhnZ78UPDvSfQASCKkl7r3qvxG8F0YyAw85vx0SWz1G/ChhP8 X-Google-Smtp-Source: AGHT+IHxhWOMFBa5UqezXV8fVQtfYymY9k2ahRtrQHirED6QeCW1p8LITwLxnHqzCpK5vRXsHF0sCA== X-Received: by 2002:a05:620a:bc8:b0:7c5:60c7:339 with SMTP id af79cd13be357-7cd010f3fd4mr495347285a.9.1746793616577; Fri, 09 May 2025 05:26:56 -0700 (PDT) Received: from localhost.localdomain ([216.237.233.165]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7cd00f4e19asm131843485a.4.2025.05.09.05.26.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 May 2025 05:26:56 -0700 (PDT) From: John Clark To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner Cc: Quentin Schulz , Jonas Karlman , Nicolas Frattaroli , Andrew Lunn , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org, John Clark Subject: [PATCH RESEND v4 3/3] arm64: dts: rockchip: Add Luckfox Omni3576 Board support Date: Fri, 9 May 2025 08:26:37 -0400 Message-Id: <20250509122637.26674-4-inindev@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20250509122637.26674-1-inindev@gmail.com> References: <20250509122637.26674-1-inindev@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device tree for the Luckfox Omni3576 Carrier Board with Core3576 Module, powered by the Rockchip RK3576 SoC with four Cortex-A72 cores, four Cortex-A53 cores, and a Mali-G52 MC3 GPU. This initial implementation enables essential functionality for booting Linux and basic connectivity. Supported and tested features: - UART for serial console - SD card for storage - PCIe with NVMe SSD (detected, mounted, and fully functional) - USB 2.0 host ports - RK806 PMIC for power management - RTC with timekeeping and wake-up - GPIO-controlled LED with heartbeat trigger - eMMC (enabled, not populated on tested board) The device tree provides a foundation for further peripheral support, such as WiFi, MIPI-DSI, HDMI, and Ethernet, in future updates. Tested on Linux 6.15-rc4 Signed-off-by: John Clark --- arch/arm64/boot/dts/rockchip/Makefile | 1 + .../dts/rockchip/rk3576-luckfox-core3576.dtsi | 683 ++++++++++++++++++ .../dts/rockchip/rk3576-luckfox-omni3576.dts | 53 ++ 3 files changed, 737 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3576-luckfox-core3576.dt= si create mode 100644 arch/arm64/boot/dts/rockchip/rk3576-luckfox-omni3576.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/ro= ckchip/Makefile index 7948522cb225..22d74367b7e6 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -136,6 +136,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3568-wolfvision-pf5-= display-vz.dtbo dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3568-wolfvision-pf5-io-expander.dtbo dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-armsom-sige5.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-evb1-v10.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-luckfox-omni3576.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-roc-pc.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-rock-4d.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3582-radxa-e52c.dtb diff --git a/arch/arm64/boot/dts/rockchip/rk3576-luckfox-core3576.dtsi b/ar= ch/arm64/boot/dts/rockchip/rk3576-luckfox-core3576.dtsi new file mode 100644 index 000000000000..9f0fa4427348 --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3576-luckfox-core3576.dtsi @@ -0,0 +1,683 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2024 Rockchip Electronics Co., Ltd. + * + */ + +/dts-v1/; + +#include +#include +#include +#include +#include "rk3576.dtsi" + +/ { + model =3D "Luckfox Core3576 Module"; + compatible =3D "luckfox,core3576","rockchip,rk3576"; + + chosen { + stdout-path =3D "serial0:1500000n8"; + }; + + hdmi-con { + compatible =3D "hdmi-connector"; + hdmi-pwr-supply =3D <&vcc_5v0_hdmi>; + type =3D "a"; + + port { + hdmi_con_in: endpoint { + remote-endpoint =3D <&hdmi_out_con>; + }; + }; + }; + + vcc_5v0_dcin: regulator-vcc-5v0-dcin { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-name =3D "vcc_5v0_dcin"; + }; + + vcc_1v1_nldo_s3: regulator-vcc-1v1-nldo-s3 { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1100000>; + regulator-name =3D "vcc_1v1_nldo_s3"; + vin-supply =3D <&vcc_5v0_sys>; + }; + + vcc_2v0_pldo_s3: regulator-vcc-2v0-pldo-s3 { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <2000000>; + regulator-max-microvolt =3D <2000000>; + regulator-name =3D "vcc_2v0_pldo_s3"; + vin-supply =3D <&vcc_5v0_sys>; + }; + + vcc_3v3_pcie: regulator-vcc-3v3-pcie { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio4 RK_PA0 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie_pwr_en>; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc_3v3_pcie"; + startup-delay-us =3D <1000>; + vin-supply =3D <&vcc_5v0_sys>; + }; + + vcc_3v3_rtc_s5: regulator-vcc-3v3-rtc-s5 { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc_3v3_rtc_s5"; + vin-supply =3D <&vcc_5v0_sys>; + }; + + vbus_5v0_typec: regulator-vbus-5v0-typec { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio3 RK_PD5 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb_otg0_pwr_en>; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-name =3D "vbus5v0_typec"; + vin-supply =3D <&vcc_5v0_device>; + }; + + vcc_5v0_device: regulator-vcc-5v0-device { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-name =3D "vcc_5v0_device"; + vin-supply =3D <&vcc_5v0_dcin>; + }; + + vcc_5v0_hdmi: regulator-vcc-5v0-hdmi { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio4 RK_PC6 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hdmi_con_en>; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-name =3D "vcc_5v0_hdmi"; + vin-supply =3D <&vcc_5v0_sys>; + }; + + vcc_5v0_host: regulator-vcc-5v0-host { + compatible =3D "regulator-fixed"; + enable-active-high; + gpios =3D <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb_host_pwr_en>; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-name =3D "vcc_5v0_host"; + vin-supply =3D <&vcc_5v0_device>; + }; + + vcc_5v0_sys: regulator-vcc-5v0-sys { + compatible =3D "regulator-fixed"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-name =3D "vcc_5v0_sys"; + vin-supply =3D <&vcc_5v0_dcin>; + }; +}; + +&combphy0_ps { + status =3D "okay"; +}; + +&combphy1_psu { + status =3D "okay"; +}; + +&cpu_l0 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l1 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l2 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l3 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_b0 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&cpu_b1 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&cpu_b2 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&cpu_b3 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&gpu { + mali-supply =3D <&vdd_gpu_s0>; + status =3D "okay"; +}; + +&hdmi { + status =3D "okay"; +}; + +&hdmi_in { + hdmi_in_vp0: endpoint { + remote-endpoint =3D <&vp0_out_hdmi>; + }; +}; + +&hdmi_out { + hdmi_out_con: endpoint { + remote-endpoint =3D <&hdmi_con_in>; + }; +}; + +&hdptxphy { + status =3D "okay"; +}; + +&i2c1 { + status =3D "okay"; + + pmic@23 { + compatible =3D "rockchip,rk806"; + reg =3D <0x23>; + #gpio-cells =3D <2>; + gpio-controller; + interrupt-parent =3D <&gpio0>; + interrupts =3D <6 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pmic_pins>, <&rk806_dvs1_null>, + <&rk806_dvs2_null>, <&rk806_dvs3_null>; + system-power-controller; + + vcc1-supply =3D <&vcc_5v0_sys>; + vcc2-supply =3D <&vcc_5v0_sys>; + vcc3-supply =3D <&vcc_5v0_sys>; + vcc4-supply =3D <&vcc_5v0_sys>; + vcc5-supply =3D <&vcc_5v0_sys>; + vcc6-supply =3D <&vcc_5v0_sys>; + vcc7-supply =3D <&vcc_5v0_sys>; + vcc8-supply =3D <&vcc_5v0_sys>; + vcc9-supply =3D <&vcc_5v0_sys>; + vcc10-supply =3D <&vcc_5v0_sys>; + vcc11-supply =3D <&vcc_2v0_pldo_s3>; + vcc12-supply =3D <&vcc_5v0_sys>; + vcc13-supply =3D <&vcc_1v1_nldo_s3>; + vcc14-supply =3D <&vcc_1v1_nldo_s3>; + vcca-supply =3D <&vcc_5v0_sys>; + + rk806_dvs1_null: dvs1-null-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun0"; + }; + + rk806_dvs2_null: dvs2-null-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun0"; + }; + + rk806_dvs3_null: dvs3-null-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun0"; + }; + + rk806_dvs1_slp: dvs1-slp-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun1"; + }; + + rk806_dvs1_pwrdn: dvs1-pwrdn-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun2"; + }; + + rk806_dvs1_rst: dvs1-rst-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun3"; + }; + + rk806_dvs2_slp: dvs2-slp-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun1"; + }; + + rk806_dvs2_pwrdn: dvs2-pwrdn-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun2"; + }; + + rk806_dvs2_rst: dvs2-rst-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun3"; + }; + + rk806_dvs2_dvs: dvs2-dvs-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun4"; + }; + + rk806_dvs2_gpio: dvs2-gpio-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun5"; + }; + + + rk806_dvs3_slp: dvs3-slp-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun1"; + }; + + rk806_dvs3_pwrdn: dvs3-pwrdn-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun2"; + }; + + rk806_dvs3_rst: dvs3-rst-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun3"; + }; + + rk806_dvs3_dvs: dvs3-dvs-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun4"; + }; + + rk806_dvs3_gpio: dvs3-gpio-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun5"; + }; + + regulators { + vdd_cpu_big_s0: dcdc-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_cpu_big_s0"; + regulator-enable-ramp-delay =3D <400>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_npu_s0: dcdc-reg2 { + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_npu_s0"; + regulator-enable-ramp-delay =3D <400>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_lit_s0: dcdc-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_cpu_lit_s0"; + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <750000>; + }; + }; + + vcc_3v3_s3: dcdc-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc_3v3_s3"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + + vdd_gpu_s0: dcdc-reg5 { + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <900000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_gpu_s0"; + regulator-enable-ramp-delay =3D <400>; + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <850000>; + }; + }; + + vddq_ddr_s0: dcdc-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "vddq_ddr_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_logic_s0: dcdc-reg7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <800000>; + regulator-name =3D "vdd_logic_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s3: dcdc-reg8 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcc_1v8_s3"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vdd2_ddr_s3: dcdc-reg9 { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "vdd2_ddr_s3"; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vdd_ddr_s0: dcdc-reg10 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <1200000>; + regulator-name =3D "vdd_ddr_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca_1v8_s0: pldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca_1v8_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca1v8_pldo2_s0: pldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca1v8_pldo2_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_1v2_s0: pldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-name =3D "vdda_1v2_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca_3v3_s0: pldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcca_3v3_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd_s0: pldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vccio_sd_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca1v8_pldo6_s3: pldo-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca1v8_pldo6_s3"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vdd_0v75_s3: nldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <750000>; + regulator-name =3D "vdd_0v75_s3"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <750000>; + }; + }; + + vdda_ddr_pll_s0: nldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <850000>; + regulator-name =3D "vdda_ddr_pll_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda0v75_hdmi_s0: nldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <837500>; + regulator-max-microvolt =3D <837500>; + regulator-name =3D "vdda0v75_hdmi_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_0v85_s0: nldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <850000>; + regulator-name =3D "vdda_0v85_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_0v75_s0: nldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <750000>; + regulator-name =3D "vdda_0v75_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + }; +}; + +&i2c2 { + status =3D "okay"; + + hym8563: rtc@51 { + compatible =3D "haoyu,hym8563"; + reg =3D <0x51>; + #clock-cells =3D <0>; + clock-output-names =3D "hym8563"; + interrupt-parent =3D <&gpio0>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hym8563_int>; + wakeup-source; + }; +}; + +&pcie0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie_reset>; + reset-gpios =3D <&gpio2 RK_PB1 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply =3D <&vcc_3v3_pcie>; + status =3D "okay"; +}; + +&pinctrl { + hdmi { + hdmi_con_en: hdmi-con-en { + rockchip,pins =3D <4 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + hym8563 { + hym8563_int: hym8563-int { + rockchip,pins =3D <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + pcie { + pcie_pwr_en: pcie-pwr-en { + rockchip,pins =3D <4 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + pcie_reset: pcie-reset { + rockchip,pins =3D <2 RK_PB1 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + usb { + usb_host_pwr_en: usb-host-pwr-en { + rockchip,pins =3D <1 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + usb_otg0_pwr_en: usb-otg0-pwr-en { + rockchip,pins =3D <3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + usbc0_int: usbc0-int { + rockchip,pins =3D <3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&rng { + status =3D "okay"; +}; + +&saradc { + vref-supply =3D <&vcca_1v8_s0>; + status =3D "okay"; +}; + +&sdhci { + bus-width =3D <8>; + full-pwr-cycle-in-suspend; + max-frequency =3D <200000000>; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + no-sd; + no-sdio; + non-removable; + status =3D "okay"; +}; + +&uart0 { + status =3D "okay"; +}; + +&uart4 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&uart4m1_xfer &uart4m1_ctsn>; + status =3D "okay"; +}; + +&u2phy1 { + status =3D "okay"; +}; + +&u2phy1_otg { + phy-supply =3D <&vcc_5v0_host>; + status =3D "okay"; +}; + +&usb_drd1_dwc3 { + dr_mode =3D "host"; + status =3D "okay"; +}; + +&vop { + status =3D "okay"; +}; + +&vop_mmu { + status =3D "okay"; +}; + +&vp0 { + vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 { + reg =3D ; + remote-endpoint =3D <&hdmi_in_vp0>; + }; +}; diff --git a/arch/arm64/boot/dts/rockchip/rk3576-luckfox-omni3576.dts b/arc= h/arm64/boot/dts/rockchip/rk3576-luckfox-omni3576.dts new file mode 100644 index 000000000000..3361b9e9a01c --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3576-luckfox-omni3576.dts @@ -0,0 +1,53 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2024 Rockchip Electronics Co., Ltd. + * + */ + +/dts-v1/; + +#include "rk3576-luckfox-core3576.dtsi" + +/ { + model =3D "Luckfox Omni3576 Carrier Board"; + compatible =3D "luckfox,omni3576", "luckfox,core3576", "rockchip,rk3576"; + + aliases { + mmc0 =3D &sdhci; + mmc1 =3D &sdmmc; + }; + + leds: leds { + compatible =3D "gpio-leds"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&led_green_pin>; + + green_led: green-led { + color =3D ; + function =3D LED_FUNCTION_HEARTBEAT; + gpios =3D <&gpio1 RK_PD5 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + }; + }; +}; + +&pinctrl { + leds { + led_green_pin: led-green-pin { + rockchip,pins =3D <1 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; +}; + +&sdmmc { + bus-width =3D <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + disable-wp; + max-frequency =3D <200000000>; + no-sdio; + sd-uhs-sdr104; + vmmc-supply =3D <&vcc_3v3_s3>; + vqmmc-supply =3D <&vccio_sd_s0>; + status =3D "okay"; +}; --=20 2.39.5