From nobody Wed Dec 17 10:43:02 2025 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BB73129188F for ; Fri, 9 May 2025 11:07:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746788836; cv=none; b=V0MR5bTZawh2vNQMSQk3DA4WQIe+d/WOyg8WFDOXb5Xig1+rXK0rJnRI+jZvMc6TgoZMkSNJD9gABnfRfFaNGvMJxBB88JeZ74tlORugzjjTA5XyfXXf5cKVNzlRpel6O/6TKIAPxYSiXdqk6b+plrngvdOm3OsyU56zIXh2aNE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746788836; c=relaxed/simple; bh=/1WgmjiUPsgAyXKXEEwEXpR87Eos0KeMZvFNpmziqFU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WHJ5x5ur1hM58Vv7jzihhTykb6zJZd35Ho0mw51sQOvqrzBu0JYdv5cncLAQeHcY1EAuU2i5Cag9zzwPycQSObr9RzhffDUUms9QLWA+DCrF86H6jpS20SA79GllJzMm4p8uxW8x/bkqv9eiHBXQQoQtf/kNkxSPUUtde+lr7xo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=HEQ49tpH; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="HEQ49tpH" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-3a108684f90so1015491f8f.1 for ; Fri, 09 May 2025 04:07:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1746788833; x=1747393633; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=RMuvm3u0FO0tHSMEJjZ+2DIuKHjMVjXj0UsWrbU1Pz0=; b=HEQ49tpHF/8MWJJvzi7xzrZVF1gUvVVz/Nc1uMt7YwNgI6rZV4HvgzzdvJfm8QwpKc ISYkH/NazjU9KtE4ZSEnRSoGhzkKyceM09XjdHQFDopwbTWPIAeNDysqPw7zrX99ntrQ U4+r/aehnPNg6rXyPXtB4WjZbITPoOR3x8qFTDeK4ba0eLoszsSlkjwjgDyUFlJuskMf awRNwOmRgbQDaU/peWwEUD4WAy7Jo7us8MuIiV3iKGtTN84UzQaOyOH7kcPQTf+nGAWE pysvi3kZRHsgbhL2GxeAGM3uo0mtPVJVO6ltBEk3Av9JibJ7ODV28h9rNbCAnj7d4g3E aN8g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1746788833; x=1747393633; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=RMuvm3u0FO0tHSMEJjZ+2DIuKHjMVjXj0UsWrbU1Pz0=; b=bg/VTY7dBpKkUkWb31End7k6s9LvzXGwC7bS76W145nPjWMh0wEBRD6juisNMD7RA0 +Zhe3ZZTSGTy1H7aNseNmZCYMANttBx5nV82sTQbIfrDYqjABEqA7sHuTViqmBdDdqYH MqekqYm2u1yR3bzdoSaVO0ht+YBRs/AeY7yqiW1DYgjm4/WTS0RGKfRiEpADnKzeBJ/H qGE/dQkOaWiMcmN4oXIQOtwV124FKFuULUaADJWTGP3tIUub1iNuawDAaKxpl0h0grAt hZcmnONtrPGPlF01NloFHEKtVAU2mQFsLlI0ocVHgXq1PoS5Mznmv9XpgjRu3R6LpP7u zEng== X-Forwarded-Encrypted: i=1; AJvYcCXSORd+7H/nDS5+gQoQ/mEOw1FFe6xT6RzrmkIPew2lHm+Fqwcn8t1VkQrr2D0770mvFPXtGDf3U6FVDA0=@vger.kernel.org X-Gm-Message-State: AOJu0YzuHekcZskrwQrmIHdbD6jryHbMr44wpGkSpqaEk7bsAJ+rQhQW Loc/aEardWvFOf4dtUlNcqCXEWAU4D6TWFYYJmHM9VBSRxZXQfEx7qrH09TsI0Y= X-Gm-Gg: ASbGncs4BZ49edFyhB/EeoVcMCqxTBiWBc2yhK+ITsD+aK9if6c/wapqyVAIZ7w0K3D PkUhFr3YZqGaHUUkKM+Sb3sYHhbHgewAapY3INCwQJim+yHJH5//ZRATGQ2W5/7fE3B0nM8a2Ty 5s9z/+Z//2UfvB3C7KDb3BXl44FYrnJZs4ojuUd1nkvejaREXv4zbiguBuVSQJZoDRcCI2MPfhY xFxuoyFbkYjzwaR2tHJhDTIFWDvjJscIZXWHAO/cWRGiyuG9igx9I8OpI9hS1Z6PV7AibGC02sx RoHfWniroYw2nz55gLvH1zyZZhl70EOxFAjnU5iVZb4gM5MveZAx+M8wTw== X-Google-Smtp-Source: AGHT+IEI/21cAkCpKqtXo/RJBX5fMArAhVFuko7+5QHt2vTuixWOjpsB6oyJPSHitDVLWZA2KHt5xA== X-Received: by 2002:a5d:64ce:0:b0:3a0:b8b0:441a with SMTP id ffacd0b85a97d-3a1f643ba6bmr2415644f8f.25.1746788832870; Fri, 09 May 2025 04:07:12 -0700 (PDT) Received: from ho-tower-lan.lan ([77.81.75.81]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3a1f58ecadfsm2914797f8f.22.2025.05.09.04.07.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 May 2025 04:07:12 -0700 (PDT) From: James Clark Date: Fri, 09 May 2025 12:06:00 +0100 Subject: [PATCH 13/14] spi: spi-fsl-dspi: Enable support for S32G platforms Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250509-james-nxp-spi-v1-13-32bfcd2fea11@linaro.org> References: <20250509-james-nxp-spi-v1-0-32bfcd2fea11@linaro.org> In-Reply-To: <20250509-james-nxp-spi-v1-0-32bfcd2fea11@linaro.org> To: Vladimir Oltean , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Frank Li , Chester Lin , Matthias Brugger , Ghennadi Procopciuc , NXP S32 Linux Team , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , larisa.grigore@nxp.com, arnd@linaro.org, andrei.stefanescu@nxp.com, dan.carpenter@linaro.org Cc: linux-spi@vger.kernel.org, imx@lists.linux.dev, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Ciprian Marian Costea , Stoica Cosmin-Stefan , Dan Nica , Larisa Grigore , Stefan-Gabriel Mirea , James Clark X-Mailer: b4 0.14.0 From: Ciprian Marian Costea Add compatible for S32G platforms, allowing DSPI to be used. Add a depends for ARCH_NXP which can replace LAYERSCAPE and also includes the new ARCH_S32 for S32G. Similarly, ARCH_MXC can replace SOC_VF610 || SOC_LS1021A which should avoid updating this for every new sub-platform in the future. Signed-off-by: Ciprian Marian Costea Signed-off-by: Stoica Cosmin-Stefan Signed-off-by: Dan Nica Signed-off-by: Larisa Grigore Signed-off-by: Stefan-Gabriel Mirea Signed-off-by: James Clark --- drivers/spi/Kconfig | 4 ++-- drivers/spi/spi-fsl-dspi.c | 3 +++ 2 files changed, 5 insertions(+), 2 deletions(-) diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig index ed38f6d41f47..ff26be07226b 100644 --- a/drivers/spi/Kconfig +++ b/drivers/spi/Kconfig @@ -647,10 +647,10 @@ config SPI_FSL_SPI config SPI_FSL_DSPI tristate "Freescale DSPI controller" select REGMAP_MMIO - depends on SOC_VF610 || SOC_LS1021A || ARCH_LAYERSCAPE || M5441x || COMPI= LE_TEST + depends on ARCH_MXC || ARCH_NXP || M54541x || COMPILE_TEST help This enables support for the Freescale DSPI controller in master - mode. VF610, LS1021A and ColdFire platforms uses the controller. + mode. S32, VF610, LS1021A and ColdFire platforms uses the controller. =20 config SPI_FSL_ESPI tristate "Freescale eSPI controller" diff --git a/drivers/spi/spi-fsl-dspi.c b/drivers/spi/spi-fsl-dspi.c index db921ee6305f..0982f27a9b2a 100644 --- a/drivers/spi/spi-fsl-dspi.c +++ b/drivers/spi/spi-fsl-dspi.c @@ -1311,6 +1311,9 @@ static const struct of_device_id fsl_dspi_dt_ids[] = =3D { }, { .compatible =3D "fsl,lx2160a-dspi", .data =3D &devtype_data[LX2160A], + }, { + .compatible =3D "nxp,s32g2-dspi", + .data =3D &devtype_data[S32G], }, { /* sentinel */ } }; --=20 2.34.1