From nobody Mon Feb 9 05:58:33 2026 Received: from mail-qk1-f180.google.com (mail-qk1-f180.google.com [209.85.222.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2A6961A4E70; Sun, 4 May 2025 10:25:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746354303; cv=none; b=gKWfYk3+JRQm5GEIRDDEWrgyuBP2ToQBu8TqdNztYNpkJTfyOssZ0bNVYbr03hy3b+GNFC6v/mzZVai2fqfRjvVeltx60Gz/R+4OMN9a+f5CrhZ415HLu3NqiLse3zLD4rt7xcX2HPlgF0FK3SsSKYPV6CATXqEq8q03ZAFwesQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746354303; c=relaxed/simple; bh=0/Mb1ah1rEUvHAqsuoDKRCUnTh0Gomg1mKYpqfwdvic=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ssXPcp8H+HQhUmpcDwuwqUcL8Hr8w3dj7alHUoAGz2WIHGZvcrUKDcgy3xmo5NZ7rgmD6TrcTzbLh1rnewNoCfMf81eGCANOM8zJdcWGCkKmxWN8CASvGCZryzX7imZcl+OnkcmgWg7u5WTbWoEXBeOTmYHqNVGY/MCCkSrwhWU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=grhfGltd; arc=none smtp.client-ip=209.85.222.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="grhfGltd" Received: by mail-qk1-f180.google.com with SMTP id af79cd13be357-7c559b3eb0bso217294385a.1; Sun, 04 May 2025 03:25:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1746354301; x=1746959101; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=hIL4aNRUdWRX+MJw2hpcNbVT2cq828UqZbzjcrK230s=; b=grhfGltdogNhJPWqcCDHNKvlNDXPn6xNu40bQUQ2oFugulsfLGK6JvuRrW6pKu39Q+ rFQN0aMuRjbRQjALfARruIF/ac8zyJeSuc3Jb0+5jlfPK1OJV+V+CHm7HZbhROVV6DLW Z6RmRjxBygCdlRue6YoySavFBeaUVN1a9q8Fav05NRaHQtvcb2euSIS0aOc+Q49gdEqr BRm5KGckgjcj1L1/Pk95m8EY1SHUREd3CUD07oVLo/sdhcGaX9rrQeEtkF1EJmiY4+XK AxkJ+q1FQyE3ZWYOinK85yBEJmM6wbViwVXmVwjxVng5MmLFWHA2hIQDKwd6MY25F3mg 6yxw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1746354301; x=1746959101; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=hIL4aNRUdWRX+MJw2hpcNbVT2cq828UqZbzjcrK230s=; b=D7yjUYJFEGr17IeR6LRl1K1J/NFAT/6t/pwMN7A1USLleMMCfeS0impNFHA+pA31AF xqVrtlvBoYOazcRJQ8wyD5HxeaSgSiMlfxckATlPhe6n3MjuRBK6y5fe1Q/7qJvXQKIC qOYEQiIFMrOQbeUs1dYw+8JJo+LdlPAXK60oYcZUd/OEuWaOy+E07XwO3dyqWffqGqYO v3/0D/u+DT5cPaW6nq7WKe5gXXMyQmcKI/Kys4Apsko4gj/Pv0vosYWTnLrxAgNlL1Wy bOGYe7b/Qd5bzG6jxQWI2eGMBWu7w59HbWyy1sGj9t/ne7W2c8UrhKsIP2YRRHFwTBW1 kczw== X-Forwarded-Encrypted: i=1; AJvYcCWDVtrAm10/pEiv7NOnAsmJGKbABja9HxJ+Q4MPp/I0cq8D857cblyQzOx6gFvsVWUrzbT0EdfqFc7Ky6qU@vger.kernel.org, AJvYcCXYPPE2RN8UU1q+gVkWcPt2BqeRuhPIKhAg9roYMzdHHL4RjksvHqCpUhZ6dodUA95FeWFcSnqB5uY3@vger.kernel.org X-Gm-Message-State: AOJu0Yyb/uLRoxJAQXYXMwXyx+2YCn9ugr5hLxHvtNXnTrjfsGg+4IYb KwJrF8F51eh7qlYyIDZQf20bny/Zlwvq7Yw0SW4XWe60jOX43Dhk X-Gm-Gg: ASbGncvnO3Bds3G2jXIjF3nkoMjjrNMZlSOSFLhFu0uJFr67eb80WYQY8klMMfzwiYd d+FU/qztjziCtthe0Yo0EOKsVhp9Qfe0Rtvlj5WiSfFbMWffwHntUTK8GLtf5Ti8dWfMFxkyUMt gmNiGVNg8sHwPpId2fL7vkIcWbQ1/kCjfELeYObLz8RxP4FH70EY9x8YUysnzHEbM35gI7qTcWP jJnoelSh0cNDtdmKmuzsj4R/1VDEbuyVWu3X4HEOt1nvpJ6tNY/q7zFrFN0pagYmHCv713KGkce y8+EsZ6zg8ADUAcxM5OyuTijeaHeGi/sHFlHTDRJ6+0U7hsu/PiJ X-Google-Smtp-Source: AGHT+IG1pLSmqs1TxI/sdiS6KwXQllq1uirYId4wzEbTV+gWXE5VbZZ64wBC5wE4MWD8ZRKMeuJDug== X-Received: by 2002:a05:620a:400c:b0:7c5:4278:d151 with SMTP id af79cd13be357-7cae3aeaaa7mr454274885a.43.1746354301080; Sun, 04 May 2025 03:25:01 -0700 (PDT) Received: from localhost.localdomain ([216.237.233.165]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7cad23c48d6sm429222285a.32.2025.05.04.03.24.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 04 May 2025 03:25:00 -0700 (PDT) From: John Clark To: heiko@sntech.de Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.frattaroli@collabora.com, detlev.casanova@collabora.com, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, inindev@gmail.com Subject: [PATCH v2 1/3] dt-bindings: vendor-prefixes: Add luckfox prefix Date: Sun, 4 May 2025 06:24:45 -0400 Message-Id: <20250504102447.153551-2-inindev@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20250504102447.153551-1-inindev@gmail.com> References: <20250502205533.51744-1-inindev@gmail.com> <20250504102447.153551-1-inindev@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add vendor prefix for Shenzhen Luckfox Technology Co., Ltd., which produces development boards like the Luckfox Omni3576. Signed-off-by: John Clark Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/vendor-prefixes.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/vendor-prefixes.yaml b/Docum= entation/devicetree/bindings/vendor-prefixes.yaml index 86f6a19b28ae..9391e0c31bb8 100644 --- a/Documentation/devicetree/bindings/vendor-prefixes.yaml +++ b/Documentation/devicetree/bindings/vendor-prefixes.yaml @@ -892,6 +892,8 @@ patternProperties: description: Liebherr-Werk Nenzing GmbH "^lxa,.*": description: Linux Automation GmbH + "^luckfox,.*": + description: Shenzhen Luckfox Technology Co., Ltd. "^m5stack,.*": description: M5Stack "^macnica,.*": --=20 2.39.5 From nobody Mon Feb 9 05:58:33 2026 Received: from mail-qt1-f170.google.com (mail-qt1-f170.google.com [209.85.160.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C18B1A2391; Sun, 4 May 2025 10:25:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.160.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746354327; cv=none; b=ZKckTMsntH496lRmUSSdQXRFtWS3Tc68RLKD+aPtBZXXZDOO0VfiYhH9+b+tuniMUR0Tssm9X9XUwd0seYbQAJwysJMRX2lA0fP/FkILzuJ2ZmdTp99i4ggD9Df0HxkHeZMs0EScsIrfNKNER/BSpjiVOreQjjmdDzyWsDD0C/s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746354327; c=relaxed/simple; bh=ODi0JC2HXqZMTWwR1s5f2hkdCy0uXccGWzvYMQKQfwI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=XsgMUCjokg1TvRvrBmfYIA5N0qLHrupF30Dlg6XouTP0I6jzGQ+iTsvvkLUs6NoZrdOe+1BDM5yn9H/hD1bWcXzfARMG1KGnRn/qDWfCr4ToeQw5Ie3ktM3NeYQFZ3uYARpOntoxQNf2v77HCIP5lI5Qw5GdqWIPuoyNIc5VqkE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=RvcE6v/q; arc=none smtp.client-ip=209.85.160.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="RvcE6v/q" Received: by mail-qt1-f170.google.com with SMTP id d75a77b69052e-4768f90bf36so40123011cf.0; Sun, 04 May 2025 03:25:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1746354324; x=1746959124; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=QeBI1hiHxX3EY5hNbTVYMQnv6jTJMzI7qpXjSX73AkQ=; b=RvcE6v/qnyj7wEWJSuXPM9/LRJ6ioK6uw4ljrKG3lm40NyjFm1fAAQpZX6Qo1wqzxm f12MJ0jevmS2QAITvmPtPhph6ICQ6pvZvRQbGaeva2j2msf6O0e3FYaOAqn02z3f9Gb7 1l/Lfl1L0kx/VrfuQabgbe2UpSegvs9DRavAZp0LK0Ih6vrFY6/ZLwzB0K4vkb9MGYGB q7kSJcKQnZwX0yp5J+cG3jt2ruq8inOXocY25fg4Rc6UW0kiXGhDl2qcbcs0gQzmwmcl kRDENC6DQdUbx796NO6paLmehRne2Bom28iFNibHOcgYuuPnj8siADpfqBKzi7XSiutZ U3zg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1746354324; x=1746959124; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=QeBI1hiHxX3EY5hNbTVYMQnv6jTJMzI7qpXjSX73AkQ=; b=RPcglBJQSIZRdwY+etUIhCcWqDDhue3FpVcCbTyfSXvF44LnighoBAsrWb6ZZ4sUhB ab2U2JGSKC4z7O+YKKRxOxHI/O5CEDQvjSZMzDPAlJwQcur1+kYrRnZaHsOWANRrkHiu ChJOeFZ/d4mfpuDPFjAlKdstK10Xp6wosFVssANJJFPr13loYAzsi59qN2y+7FWaCsml /UuEod4hT2Nw4TtjSLfDsWgnYL9wJJR+LdWYM5I69Som+BdU11naf//s2lbwpWV7j+FS T+XZtn5LvM3C4slxJkPcFUXgQt2YLJTcJXo2WjkLHwzDbY1KX7WyYalAIJI+ElJgyVOh fX9w== X-Forwarded-Encrypted: i=1; AJvYcCUvDiZ6QuUKQWy2Pl8142NsmNnJsZdyLDDlmfPQhIDMa2qDE+Q5kgF0QjuXLm8eDgifRjA4pkZO8+u0@vger.kernel.org, AJvYcCW5ktdnVqmx2SgUAtwfI2b4sz66FTPQ2+QwdCfzlW+IeW735NdvN1aDnjQcc3CWrmM24BZ79TDtIif8V7/T@vger.kernel.org X-Gm-Message-State: AOJu0YxXLDWF8olgpu3fVsH5YMUa5wB8gYHebjYHkxeLwgRDS2ZtCu7e 3TmZUmPALCi8NInNSFDvwcPjdsP7K8anmgKyFz7i9W6RMWfS2dcxtW8yjGTdHAU= X-Gm-Gg: ASbGnctLdBt6f+Q5e+L0eLGCidtSATF7tGw8YWXbXEaSgBRY+acjiYrYPOneZCFNaFz dLF4zI1rl0IyJ7Dij/jjIZkr7MEKNWqhzxmdEksj0K7bV16FeBKbn+H12YaAKHJwNg6+5veoie2 RwWOIQtMIpqeEoZSretdBJ4aEFD33Xc2Ln+iu7tb+cgcVvn4nJCP21MlYYgyfgDOveHqlX9xqD1 4IamfxyVYqnhmikz/26myZlCjGhPE4tUMdxttjLhAJ8zCen7dl5B4ZVVbQ6CKUzsItfZEz8R3gy hG8TSAd7hwOha2Hy2xkjrsW3WX5RF6n4Yhe9Oxl9uePOA7b+F833 X-Google-Smtp-Source: AGHT+IGz5k+2XSwMUtRHKJOMrQNaU9zoqpmnjJ2twV1Pghmry78hHJFx69ES9l8vE65GsebcgWjtSw== X-Received: by 2002:a05:622a:5c6:b0:477:41e5:cb8d with SMTP id d75a77b69052e-48e015516e5mr46421111cf.44.1746354324469; Sun, 04 May 2025 03:25:24 -0700 (PDT) Received: from localhost.localdomain ([216.237.233.165]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7cad23c48d6sm429222285a.32.2025.05.04.03.25.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 04 May 2025 03:25:23 -0700 (PDT) From: John Clark To: heiko@sntech.de Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.frattaroli@collabora.com, detlev.casanova@collabora.com, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, inindev@gmail.com Subject: [PATCH v2 2/3] dt-bindings: arm: rockchip: Add Luckfox Omni3576 board Date: Sun, 4 May 2025 06:24:46 -0400 Message-Id: <20250504102447.153551-3-inindev@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20250504102447.153551-1-inindev@gmail.com> References: <20250502205533.51744-1-inindev@gmail.com> <20250504102447.153551-1-inindev@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device tree binding for the Luckfox Omni3576 Carrier Board with Core3576 Module, based on the Rockchip RK3576 SoC. Signed-off-by: John Clark Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/arm/rockchip.yaml | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Document= ation/devicetree/bindings/arm/rockchip.yaml index 455fbb290b77..225a2d9e4d94 100644 --- a/Documentation/devicetree/bindings/arm/rockchip.yaml +++ b/Documentation/devicetree/bindings/arm/rockchip.yaml @@ -715,6 +715,11 @@ properties: - const: lckfb,tspi-rk3566 - const: rockchip,rk3566 =20 + - description: Luckfox Omni3576 Carrier Board with Core3576 Module + items: + - const: luckfox,omni3576 + - const: rockchip,rk3576 + - description: Lunzn FastRhino R66S / R68S items: - enum: --=20 2.39.5 From nobody Mon Feb 9 05:58:33 2026 Received: from mail-qk1-f181.google.com (mail-qk1-f181.google.com [209.85.222.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 060EC1A5B82; Sun, 4 May 2025 10:25:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.222.181 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746354330; cv=none; b=l7fWbHi53/zToGStP2WG4L38fnSiqlyagfain0TFAJqmyQejgn4w0rjn1yAWuOzo05hMwx3zIiFe4bkI0N0p9G8lbk74NWgT+GWNansideZ1Qoc7d8Gnn3DeMocE/y0Kot43SfdHR6P/fwljmi/1gsdZG1g6brgFOej5+Ml1uCE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746354330; c=relaxed/simple; bh=UfYf3q2U6p5KCNZIAij9l1Y3duNFJi47ZJB9nB9e/mo=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ulr4nQxvDmjoEI7PWQsYkcWSZuZXOBFdmeuCfQf5Nju3je1LDzfIk/QQwU813NdScclTEH+RBU0Wrxvf7Cn5otmWEdG/j1UYANlwM5QnAULf8s7cAtc6rI3Y8v7e8kGYcmUFc9udX8Rty7lcY+K/8tftU6JcmEyworhhjKozKas= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=jffrOlJL; arc=none smtp.client-ip=209.85.222.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="jffrOlJL" Received: by mail-qk1-f181.google.com with SMTP id af79cd13be357-7c5e2fe5f17so395364285a.3; Sun, 04 May 2025 03:25:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1746354327; x=1746959127; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=cGVmFylho3orAPgJeP45y1DDk+4J9YdmQUg8wQdfjfc=; b=jffrOlJLAq5aanASvb6bwNdh2wmW1VMNgmNgcQJtv7/AVaBiISuFYpRaRB2eGGlVgG EltYJlHRLg+d4uuwA/TWZG35XnasEd/8c1ibb/8rElGB0wE84lWAARby+y9XlLg+d8Ni jtqOmd95sNjmvIoo1zFgrGS6Sz1kl61ym58V3hWkpZPv9+LxJ4O8VEhlE2LFm6bZtKb+ 3hOyt8TubrXLB7dWQAVOVvDlZIUmSiC7BNslmjtm5UfPy/1wqoTLQOXzHI/HpW96Ms+F oxyUwA52vo295FN+DU3IAYN0XuAB8IoZBSOxkDEQlgdNzkBjKhj2yT4CGabW2JobnxB6 0Rpw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1746354327; x=1746959127; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=cGVmFylho3orAPgJeP45y1DDk+4J9YdmQUg8wQdfjfc=; b=JiE6lQcif6kPpwSUyHmVHJU/S+ZBv2hrUPJwTGqtz3BhmRAcTOeEK8HNdnop+ZDW37 D8f+QWu8RYyg6ju+y22P7IZxtLXvtxDU9RVLi2fCwtEH9BxQ8G3NnmD3dWb5qH4jsSWt 2LtB1K4JdpuMTHSp2j0E31oae8v1iLU4nyDVtxvLYLAklpSOC+vA00YQpmecrzW4iqAs Z9/EGnCwkLN6BNZHRkOZEHXK7iKQYDAdIHII7Gzy0rzkJ8ck4wPudO5cZ5+JiOj1uNGA BWkc2OAeOFkK6EYOSaiiTxc36Iw45M6w5zwmbJDj48AzRqUCDMLnwsEJifbyInm1M8c4 pQeg== X-Forwarded-Encrypted: i=1; AJvYcCUb9xhfHkyQFlz6JkvsROnaDQEm6b431Nzga4Yu+Kvp5p4XZpfTD5dBk47OUUj5Wlwdw5PjR3ek55cw@vger.kernel.org, AJvYcCXpFdLnN/Z9ynlgLN996VWTrNkpHB7qV3V4cuHIC2Zwy806uYroo71r6fugyXttBox8SVFrlY6OxbxKepKu@vger.kernel.org X-Gm-Message-State: AOJu0YyozAfOYAZnGk9Yffgqj1aTH+bxuq6Bd+4qs9rvl5Rznjmq5Oqf qELFIRh9+IkJfae7k5UrBAY9f9bOubbDx0T/AgMzC5NE1jV4Cs1x X-Gm-Gg: ASbGncul3+uELoePabtpFUHBOIy6ZPWasqvbS7CmJUxXg0CKkNSqMvYCDpEBoJe0Zqi kYv9Miu7BkWx/S1I2lDsTDBSqPzOU6uRdd+0a9cIvAKxyyFkjR5F14GmgbKrfpNE8HWSzV5vwjD q56h8+0ZvylKn8oWrhaWIyI2ZHoaKuycS4kPglNai6GDWAXcdkS7+dzkMJWvFJDF9ee+wIAJsE8 zy77AcNXWxeGmjb+5DQA3yCxlcluqPPwOg/5Fn/mJ7P9XlK+xEZl4Y+4hahof7MDPnSQxcos0Fz Z8ggrp29VHCe/KA0H2V4bXaHoKBq+w47sUJQhVKfy0PmOvVsdBjo X-Google-Smtp-Source: AGHT+IE2p4R32RvxGjVhXoz3LQwcK9voReVG+FjveeURVP9cmKXhule92VAidgBy1GIgGrknmceUlw== X-Received: by 2002:a05:620a:4488:b0:7c5:3d60:7f8f with SMTP id af79cd13be357-7cadfdd623emr737322585a.18.1746354326801; Sun, 04 May 2025 03:25:26 -0700 (PDT) Received: from localhost.localdomain ([216.237.233.165]) by smtp.gmail.com with ESMTPSA id af79cd13be357-7cad23c48d6sm429222285a.32.2025.05.04.03.25.25 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 04 May 2025 03:25:25 -0700 (PDT) From: John Clark To: heiko@sntech.de Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, nicolas.frattaroli@collabora.com, detlev.casanova@collabora.com, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, inindev@gmail.com Subject: [PATCH v2 3/3] arm64: dts: rockchip: Add Luckfox Omni3576 Board support Date: Sun, 4 May 2025 06:24:47 -0400 Message-Id: <20250504102447.153551-4-inindev@gmail.com> X-Mailer: git-send-email 2.39.5 In-Reply-To: <20250504102447.153551-1-inindev@gmail.com> References: <20250502205533.51744-1-inindev@gmail.com> <20250504102447.153551-1-inindev@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add device tree for the Luckfox Omni3576 Carrier Board with Core3576 Module, powered by the Rockchip RK3576 SoC with four Cortex-A72 cores, four Cortex-A53 cores, and a Mali-G52 MC3 GPU. This initial implementation enables essential functionality for booting Linux and basic connectivity. Supported and tested features: - UART for serial console - SD card for storage - PCIe with NVMe SSD (detected, mounted, and fully functional) - Gigabit Ethernet 0 with RGMII PHY - USB 2.0 host ports - RK806 PMIC for power management - RTC with timekeeping and wake-up - GPIO-controlled LED with heartbeat trigger - eMMC (enabled, not populated on tested board) The device tree provides a foundation for further peripheral support, such as WiFi, MIPI-DSI, HDMI, and Ethernet 1, in future updates. Tested on Linux 6.15-rc4 Signed-off-by: John Clark --- arch/arm64/boot/dts/rockchip/Makefile | 1 + .../dts/rockchip/rk3576-luckfox-omni3576.dts | 779 ++++++++++++++++++ 2 files changed, 780 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/rk3576-luckfox-omni3576.dts diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/ro= ckchip/Makefile index 7948522cb225..22d74367b7e6 100644 --- a/arch/arm64/boot/dts/rockchip/Makefile +++ b/arch/arm64/boot/dts/rockchip/Makefile @@ -136,6 +136,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3568-wolfvision-pf5-= display-vz.dtbo dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3568-wolfvision-pf5-io-expander.dtbo dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-armsom-sige5.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-evb1-v10.dtb +dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-luckfox-omni3576.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-roc-pc.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3576-rock-4d.dtb dtb-$(CONFIG_ARCH_ROCKCHIP) +=3D rk3582-radxa-e52c.dtb diff --git a/arch/arm64/boot/dts/rockchip/rk3576-luckfox-omni3576.dts b/arc= h/arm64/boot/dts/rockchip/rk3576-luckfox-omni3576.dts new file mode 100644 index 000000000000..73351ba7830c --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/rk3576-luckfox-omni3576.dts @@ -0,0 +1,779 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2024 Rockchip Electronics Co., Ltd. + * + */ + +/dts-v1/; + +#include +#include +#include +#include +#include "rk3576.dtsi" + +/ { + model =3D "Luckfox Omni3576"; + compatible =3D "luckfox,omni3576", "rockchip,rk3576"; + + aliases { + ethernet0 =3D &gmac0; + ethernet1 =3D &gmac1; + mmc0 =3D &sdhci; + mmc1 =3D &sdmmc; + }; + + chosen { + stdout-path =3D "serial0:1500000n8"; + }; + + hdmi-con { + compatible =3D "hdmi-connector"; + hdmi-pwr-supply =3D <&vcc_5v0_hdmi>; + type =3D "a"; + + port { + hdmi_con_in: endpoint { + remote-endpoint =3D <&hdmi_out_con>; + }; + }; + }; + + leds: leds { + compatible =3D "gpio-leds"; + + green_led: green-led { + color =3D ; + function =3D LED_FUNCTION_HEARTBEAT; + gpios =3D <&gpio1 RK_PD5 GPIO_ACTIVE_HIGH>; + linux,default-trigger =3D "heartbeat"; + }; + }; + + vcc_5v0_dcin: regulator-vcc-5v0-dcin { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_5v0_dcin"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + }; + + vcc_1v1_nldo_s3: regulator-vcc-1v1-nldo-s3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_1v1_nldo_s3"; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <1100000>; + regulator-max-microvolt =3D <1100000>; + vin-supply =3D <&vcc_5v0_sys>; + }; + + vcc_2v0_pldo_s3: regulator-vcc-2v0-pldo-s3 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_2v0_pldo_s3"; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <2000000>; + regulator-max-microvolt =3D <2000000>; + vin-supply =3D <&vcc_5v0_sys>; + }; + + vcc_3v3_pcie: regulator-vcc-3v3-pcie { + compatible =3D "regulator-fixed"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie_pwr_en>; + regulator-name =3D "vcc_3v3_pcie"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + enable-active-high; + gpio =3D <&gpio4 RK_PA0 GPIO_ACTIVE_HIGH>; + startup-delay-us =3D <1000>; + vin-supply =3D <&vcc_5v0_sys>; + }; + + vcc_3v3_rtc_s5: regulator-vcc-3v3-rtc-s5 { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_3v3_rtc_s5"; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + vin-supply =3D <&vcc_5v0_sys>; + }; + + vbus_5v0_typec: regulator-vbus-5v0-typec { + compatible =3D "regulator-fixed"; + regulator-name =3D "vbus5v0_typec"; + enable-active-high; + gpio =3D <&gpio3 RK_PD5 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb_otg0_pwr_en>; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc_5v0_device>; + }; + + vcc_5v0_host: regulator-vcc-5v0-host { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_5v0_host"; + enable-active-high; + gpio =3D <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&usb_host_pwr_en>; + regulator-boot-on; + regulator-always-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc_5v0_device>; + }; + + vcc_5v0_sys: regulator-vcc-5v0-sys { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_5v0_sys"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc_5v0_dcin>; + }; + + vcc_5v0_device: regulator-vcc-5v0-device { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_5v0_device"; + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + vin-supply =3D <&vcc_5v0_dcin>; + }; + + vcc_5v0_hdmi: regulator-vcc-5v0-hdmi { + compatible =3D "regulator-fixed"; + regulator-name =3D "vcc_5v0_hdmi"; + regulator-min-microvolt =3D <5000000>; + regulator-max-microvolt =3D <5000000>; + regulator-always-on; + regulator-boot-on; + enable-active-high; + gpio =3D <&gpio4 RK_PC6 GPIO_ACTIVE_HIGH>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hdmi_con_en>; + vin-supply =3D <&vcc_5v0_sys>; + }; +}; + +&combphy0_ps { + status =3D "okay"; +}; + +&combphy1_psu { + status =3D "okay"; +}; + +&cpu_l0 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l1 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l2 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_l3 { + cpu-supply =3D <&vdd_cpu_lit_s0>; +}; + +&cpu_b0 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&cpu_b1 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&cpu_b2 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&cpu_b3 { + cpu-supply =3D <&vdd_cpu_big_s0>; +}; + +&gmac0 { + clock_in_out =3D "output"; + phy-handle =3D <&rgmii_phy0>; + phy-mode =3D "rgmii-rxid"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <ð0m0_miim + ð0m0_tx_bus2 + ð0m0_rx_bus2 + ð0m0_rgmii_clk + ð0m0_rgmii_bus + ðm0_clk0_25m_out>; + snps,reset-gpio =3D <&gpio2 RK_PB3 GPIO_ACTIVE_LOW>; + snps,reset-active-low; + snps,reset-delays-us =3D <0 20000 100000>; + tx_delay =3D <0x20>; + status =3D "okay"; +}; + +&gmac1 { + clock_in_out =3D "output"; + phy-handle =3D <&rgmii_phy1>; + phy-mode =3D "rgmii-rxid"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <ð1m0_miim + ð1m0_tx_bus2 + ð1m0_rx_bus2 + ð1m0_rgmii_clk + ð1m0_rgmii_bus + ðm0_clk1_25m_out>; + snps,reset-gpio =3D <&gpio2 RK_PB4 GPIO_ACTIVE_LOW>; + snps,reset-active-low; + snps,reset-delays-us =3D <0 20000 100000>; + tx_delay =3D <0x20>; + status =3D "okay"; +}; + +&gpu { + mali-supply =3D <&vdd_gpu_s0>; + status =3D "okay"; +}; + +&hdmi { + status =3D "okay"; +}; + +&hdmi_in { + hdmi_in_vp0: endpoint { + remote-endpoint =3D <&vp0_out_hdmi>; + }; +}; + +&hdmi_out { + hdmi_out_con: endpoint { + remote-endpoint =3D <&hdmi_con_in>; + }; +}; + +&hdptxphy { + phy-supply =3D <&vdda0v75_hdmi_s0>; + status =3D "okay"; +}; + +&i2c1 { + status =3D "okay"; + + pmic@23 { + compatible =3D "rockchip,rk806"; + reg =3D <0x23>; + #gpio-cells =3D <2>; + gpio-controller; + interrupt-parent =3D <&gpio0>; + interrupts =3D <6 IRQ_TYPE_LEVEL_LOW>; + pinctrl-names =3D "default", "pmic-power-off"; + pinctrl-0 =3D <&pmic_pins>, <&rk806_dvs1_null>, + <&rk806_dvs2_null>, <&rk806_dvs3_null>; + pinctrl-1 =3D <&rk806_dvs1_pwrdn>; + system-power-controller; + + vcc1-supply =3D <&vcc_5v0_sys>; + vcc2-supply =3D <&vcc_5v0_sys>; + vcc3-supply =3D <&vcc_5v0_sys>; + vcc4-supply =3D <&vcc_5v0_sys>; + vcc5-supply =3D <&vcc_5v0_sys>; + vcc6-supply =3D <&vcc_5v0_sys>; + vcc7-supply =3D <&vcc_5v0_sys>; + vcc8-supply =3D <&vcc_5v0_sys>; + vcc9-supply =3D <&vcc_5v0_sys>; + vcc10-supply =3D <&vcc_5v0_sys>; + vcc11-supply =3D <&vcc_2v0_pldo_s3>; + vcc12-supply =3D <&vcc_5v0_sys>; + vcc13-supply =3D <&vcc_1v1_nldo_s3>; + vcc14-supply =3D <&vcc_1v1_nldo_s3>; + vcca-supply =3D <&vcc_5v0_sys>; + + pwrkey { + status =3D "okay"; + }; + + rk806_dvs1_null: dvs1-null-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun0"; + }; + + rk806_dvs2_null: dvs2-null-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun0"; + }; + + rk806_dvs3_null: dvs3-null-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun0"; + }; + + rk806_dvs1_slp: dvs1-slp-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun1"; + }; + + rk806_dvs1_pwrdn: dvs1-pwrdn-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun2"; + }; + + rk806_dvs1_rst: dvs1-rst-pins { + pins =3D "gpio_pwrctrl1"; + function =3D "pin_fun3"; + }; + + rk806_dvs2_slp: dvs2-slp-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun1"; + }; + + rk806_dvs2_pwrdn: dvs2-pwrdn-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun2"; + }; + + rk806_dvs2_rst: dvs2-rst-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun3"; + }; + + rk806_dvs2_dvs: dvs2-dvs-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun4"; + }; + + rk806_dvs2_gpio: dvs2-gpio-pins { + pins =3D "gpio_pwrctrl2"; + function =3D "pin_fun5"; + }; + + + rk806_dvs3_slp: dvs3-slp-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun1"; + }; + + rk806_dvs3_pwrdn: dvs3-pwrdn-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun2"; + }; + + rk806_dvs3_rst: dvs3-rst-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun3"; + }; + + rk806_dvs3_dvs: dvs3-dvs-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun4"; + }; + + rk806_dvs3_gpio: dvs3-gpio-pins { + pins =3D "gpio_pwrctrl3"; + function =3D "pin_fun5"; + }; + + regulators { + vdd_cpu_big_s0: dcdc-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_cpu_big_s0"; + regulator-enable-ramp-delay =3D <400>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_npu_s0: dcdc-reg2 { + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_npu_s0"; + regulator-enable-ramp-delay =3D <400>; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_cpu_lit_s0: dcdc-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <950000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_cpu_lit_s0"; + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <750000>; + }; + }; + + vcc_3v3_s3: dcdc-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcc_3v3_s3"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <3300000>; + }; + }; + + vdd_gpu_s0: dcdc-reg5 { + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <900000>; + regulator-ramp-delay =3D <12500>; + regulator-name =3D "vdd_gpu_s0"; + regulator-enable-ramp-delay =3D <400>; + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt =3D <850000>; + }; + }; + + vddq_ddr_s0: dcdc-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "vddq_ddr_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdd_logic_s0: dcdc-reg7 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <800000>; + regulator-name =3D "vdd_logic_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcc_1v8_s3: dcdc-reg8 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcc_1v8_s3"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vdd2_ddr_s3: dcdc-reg9 { + regulator-always-on; + regulator-boot-on; + regulator-name =3D "vdd2_ddr_s3"; + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vdd_ddr_s0: dcdc-reg10 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <550000>; + regulator-max-microvolt =3D <1200000>; + regulator-name =3D "vdd_ddr_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca_1v8_s0: pldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca_1v8_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca1v8_pldo2_s0: pldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca1v8_pldo2_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_1v2_s0: pldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1200000>; + regulator-name =3D "vdda_1v2_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca_3v3_s0: pldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vcca_3v3_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vccio_sd_s0: pldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + regulator-name =3D "vccio_sd_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vcca1v8_pldo6_s3: pldo-reg6 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1800000>; + regulator-name =3D "vcca1v8_pldo6_s3"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <1800000>; + }; + }; + + vdd_0v75_s3: nldo-reg1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <750000>; + regulator-name =3D "vdd_0v75_s3"; + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt =3D <750000>; + }; + }; + + vdda_ddr_pll_s0: nldo-reg2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <850000>; + regulator-name =3D "vdda_ddr_pll_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda0v75_hdmi_s0: nldo-reg3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <837500>; + regulator-max-microvolt =3D <837500>; + regulator-name =3D "vdda0v75_hdmi_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_0v85_s0: nldo-reg4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <850000>; + regulator-max-microvolt =3D <850000>; + regulator-name =3D "vdda_0v85_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + + vdda_0v75_s0: nldo-reg5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt =3D <750000>; + regulator-max-microvolt =3D <750000>; + regulator-name =3D "vdda_0v75_s0"; + regulator-state-mem { + regulator-off-in-suspend; + }; + }; + }; + }; +}; + +&i2c2 { + status =3D "okay"; + hym8563: rtc@51 { + compatible =3D "haoyu,hym8563"; + reg =3D <0x51>; + #clock-cells =3D <0>; + clock-output-names =3D "hym8563"; + interrupt-parent =3D <&gpio0>; + interrupts =3D ; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&hym8563_int>; + wakeup-source; + }; +}; + +&mdio0 { + rgmii_phy0: phy@0 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x0>; + clocks =3D <&cru REFCLKO25M_GMAC0_OUT>; + }; +}; + +&mdio1 { + rgmii_phy1: phy@0 { + compatible =3D "ethernet-phy-ieee802.3-c22"; + reg =3D <0x0>; + clocks =3D <&cru REFCLKO25M_GMAC1_OUT>; + }; +}; + +&pcie0 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pcie_reset>; + reset-gpios =3D <&gpio2 RK_PB1 GPIO_ACTIVE_HIGH>; + vpcie3v3-supply =3D <&vcc_3v3_pcie>; + status =3D "okay"; +}; + +&pinctrl { + hdmi { + hdmi_con_en: hdmi-con-en { + rockchip,pins =3D <4 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + hym8563 { + hym8563_int: hym8563-int { + rockchip,pins =3D <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + leds { + led_green_pin: led-green-pin { + rockchip,pins =3D <1 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + }; + + pcie { + pcie_pwr_en: pcie-pwr-en { + rockchip,pins =3D <4 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>; + }; + + pcie_reset: pcie-reset { + rockchip,pins =3D <2 RK_PB1 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; + + usb { + usb_host_pwr_en: usb-host-pwr-en { + rockchip,pins =3D <1 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + usb_otg0_pwr_en: usb-otg0-pwr-en { + rockchip,pins =3D <3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>; + }; + + usbc0_int: usbc0-int { + rockchip,pins =3D <3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&saradc { + status =3D "okay"; + vref-supply =3D <&vcca_1v8_s0>; +}; + +&sdhci { + bus-width =3D <8>; + full-pwr-cycle-in-suspend; + max-frequency =3D <200000000>; + mmc-hs400-1_8v; + mmc-hs400-enhanced-strobe; + no-sdio; + no-sd; + non-removable; + status =3D "okay"; +}; + +&sdmmc { + bus-width =3D <4>; + cap-mmc-highspeed; + cap-sd-highspeed; + disable-wp; + max-frequency =3D <200000000>; + no-sdio; + no-mmc; + sd-uhs-sdr104; + vmmc-supply =3D <&vcc_3v3_s3>; + vqmmc-supply =3D <&vccio_sd_s0>; + status =3D "okay"; +}; + +&uart0 { + status =3D "okay"; +}; + +&uart4 { + pinctrl-names =3D "default"; + pinctrl-0 =3D <&uart4m1_xfer &uart4m1_ctsn>; + status =3D "okay"; +}; + +&u2phy1 { + status =3D "okay"; +}; + +&u2phy1_otg { + phy-supply =3D <&vcc_5v0_host>; + status =3D "okay"; +}; + +&usb_drd1_dwc3 { + dr_mode =3D "host"; + status =3D "okay"; +}; + +&vop { + vop-supply =3D <&vdd_logic_s0>; + status =3D "okay"; +}; + +&vop_mmu { + status =3D "okay"; +}; + +&vp0 { + vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 { + reg =3D ; + remote-endpoint =3D <&hdmi_in_vp0>; + }; +}; --=20 2.39.5