From nobody Sun Feb 8 12:14:17 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 017151E5B97; Fri, 2 May 2025 22:38:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746225504; cv=none; b=Ptmy8Ho3GmXDNElmiWPFLCSFF48DiRZ0a6RqAgmQtewr2iyorbip/EkLaIqNm61K8MOjOJZ+k2OizyZe3SldaGlQBg0qc+W+S3u2Vkxk20NVzFKYKFMDvLiqXztM2mxgUKbKv1yCLo2f8zL8D8q94eBQQAheXtCzhV6Ty58SBJ8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746225504; c=relaxed/simple; bh=xzvM4v6bV7S7ZbZ4VakF5vvCatxUM3MT1eDZFcVMSjY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=sp4rg5gPuR6izO90vgnrSqisel58lN2hUIYFgGGgakwy3WQgLyLWy3eupZ0drODMbY7214Fvoj/xtTrJX1Lif0QB0PLzx5SRoZ0RH7kOxniFsydG6S39et2Hv9eGzLEQYZee2AgSO4lY/CXfo1fm8lc8puVGJP7And6JiQkfLs4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=hoLHwnG/; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="hoLHwnG/" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 41744C4CEED; Fri, 2 May 2025 22:38:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1746225503; bh=xzvM4v6bV7S7ZbZ4VakF5vvCatxUM3MT1eDZFcVMSjY=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=hoLHwnG/1ciN1ZFOWTmyEeDa5oQL0SXpFSC3/e5PX6+/3BpNeQdQK+uQ48FJRFBWx dcYpm5QpRnPPP4xxK5Pz16Jm1pOGzPvRHH+Ta56m/fOIo2joery2711JAjjAmY1QnA DC0TgVaiktcHuY4l7zjRvQMTjjQXokqrVPaYY7osp2T48k/IBi5Mg0ybm4t+nOEt6u g60xTmMocwOxmDPB1SllA4Y6+vojqWxeVCcjlkOf7tBAav76+qN8AEYR2wJa62TGKT 7JSN8kEErswLsS9erLqdUOjcu8Rl6Ifpv+0GIU6wU1agBFHB72HqX7v8Rl3UBV+r5R 0rFIAIYs5GqFw== From: Konrad Dybcio Date: Sat, 03 May 2025 00:37:59 +0200 Subject: [PATCH 1/3] dt-bindings: remoteproc: qcom,sm8350-pas: Add SC8280XP Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250503-topic-8280_slpi-v1-1-9400a35574f7@oss.qualcomm.com> References: <20250503-topic-8280_slpi-v1-0-9400a35574f7@oss.qualcomm.com> In-Reply-To: <20250503-topic-8280_slpi-v1-0-9400a35574f7@oss.qualcomm.com> To: Bjorn Andersson , Mathieu Poirier , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Manivannan Sadhasivam , Konrad Dybcio Cc: Marijn Suijten , linux-arm-msm@vger.kernel.org, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1746225495; l=2866; i=konrad.dybcio@oss.qualcomm.com; s=20230215; h=from:subject:message-id; bh=luJWRq4V76R/ttAeoDO+p77i20LzK96hYKCcFunW7aM=; b=bZAUPtqhXQ/X89TwG59gu3C3mQ4rTkjewywtIhK+9gb/2lEU6RkmcLBFl8b2IhArPPcK5vIGV nmgHOwgBv7ZC6fkkgUo5uZXonoVsDNoT6kscLpk42a+18nXVETSZXCQ X-Developer-Key: i=konrad.dybcio@oss.qualcomm.com; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= From: Konrad Dybcio From the software POV, it matches the SM8350's implementation. Describe it as such, with a fallback. Signed-off-by: Konrad Dybcio Acked-by: Rob Herring (Arm) Tested-by: Dmitry Baryshkov # Lenovo X1= 3s --- .../bindings/remoteproc/qcom,sm8350-pas.yaml | 54 ++++++++++++------= ---- 1 file changed, 30 insertions(+), 24 deletions(-) diff --git a/Documentation/devicetree/bindings/remoteproc/qcom,sm8350-pas.y= aml b/Documentation/devicetree/bindings/remoteproc/qcom,sm8350-pas.yaml index fd3423e6051bc8bb0e783479360a7b38e5fa1358..6d09823153fc8331f04d4657d9a= cba718533cce6 100644 --- a/Documentation/devicetree/bindings/remoteproc/qcom,sm8350-pas.yaml +++ b/Documentation/devicetree/bindings/remoteproc/qcom,sm8350-pas.yaml @@ -15,16 +15,20 @@ description: =20 properties: compatible: - enum: - - qcom,sar2130p-adsp-pas - - qcom,sm8350-adsp-pas - - qcom,sm8350-cdsp-pas - - qcom,sm8350-slpi-pas - - qcom,sm8350-mpss-pas - - qcom,sm8450-adsp-pas - - qcom,sm8450-cdsp-pas - - qcom,sm8450-mpss-pas - - qcom,sm8450-slpi-pas + oneOf: + - enum: + - qcom,sar2130p-adsp-pas + - qcom,sm8350-adsp-pas + - qcom,sm8350-cdsp-pas + - qcom,sm8350-slpi-pas + - qcom,sm8350-mpss-pas + - qcom,sm8450-adsp-pas + - qcom,sm8450-cdsp-pas + - qcom,sm8450-mpss-pas + - qcom,sm8450-slpi-pas + - items: + - const: qcom,sc8280xp-slpi-pas + - const: qcom,sm8350-slpi-pas =20 reg: maxItems: 1 @@ -61,14 +65,15 @@ allOf: - if: properties: compatible: - enum: - - qcom,sar2130p-adsp-pas - - qcom,sm8350-adsp-pas - - qcom,sm8350-cdsp-pas - - qcom,sm8350-slpi-pas - - qcom,sm8450-adsp-pas - - qcom,sm8450-cdsp-pas - - qcom,sm8450-slpi-pas + contains: + enum: + - qcom,sar2130p-adsp-pas + - qcom,sm8350-adsp-pas + - qcom,sm8350-cdsp-pas + - qcom,sm8350-slpi-pas + - qcom,sm8450-adsp-pas + - qcom,sm8450-cdsp-pas + - qcom,sm8450-slpi-pas then: properties: interrupts: @@ -102,12 +107,13 @@ allOf: - if: properties: compatible: - enum: - - qcom,sar2130p-adsp-pas - - qcom,sm8350-adsp-pas - - qcom,sm8350-slpi-pas - - qcom,sm8450-adsp-pas - - qcom,sm8450-slpi-pas + contains: + enum: + - qcom,sar2130p-adsp-pas + - qcom,sm8350-adsp-pas + - qcom,sm8350-slpi-pas + - qcom,sm8450-adsp-pas + - qcom,sm8450-slpi-pas then: properties: power-domains: --=20 2.49.0 From nobody Sun Feb 8 12:14:17 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7F3A61E5B97; Fri, 2 May 2025 22:38:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746225507; cv=none; b=FffYxM5k2OruBJgWOBSK1iKeM8k35sHHC1PRwhuxfc5JyYD1joqSHZ5ZcOTWQLZM4n+a4eVLkpekGKCSEZZNBntsZ2nBdMjdnHwUr6Cc/U60QNqcV2eY8hx8orA0xD/dN3U1Xx0fdsh7qqzpKkXISY7JAQxROGJCHwkjzYRiJyA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746225507; c=relaxed/simple; bh=xQz7/ip2nEPumaqGK964az0S5cMRMP84I5h8RYDtIDY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=m4eN0uzSTUJMgs0VnKB8nax5I3/p81nKs3EKcU1ZmriRasR5+ND33MwjzFxDMVW692MLf3WWys3HI6MUHbNVi5ZUkCwj2iKgJB3XPElfm2XPXUtqUoA0SWf2fQiix3Wt+qLIv1T7GQFuJUDAL3d51sGH14VXk0sw0jjRhQSiX+U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=P1lphMiH; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="P1lphMiH" Received: by smtp.kernel.org (Postfix) with ESMTPSA id E9938C4CEE4; Fri, 2 May 2025 22:38:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1746225506; bh=xQz7/ip2nEPumaqGK964az0S5cMRMP84I5h8RYDtIDY=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=P1lphMiHz33H2iFHUtCkahykyJDj6RlEd6r6Z+cGqaPw8AIaOF4u3NqzAjivYYnHq HKsgtsjij9Dzi4nPyDzBdqvNGTzCUcjY2BN8SD5TbMfxvLDAjYC/crZY44jLlN4Cwf 202YtV5N/PhInDEBiRM5haqEpvQ1TrM9W+yqNxuD/phqSDkaM1aHVyoL/qKZksdXBO wisRt/g7wC5EpxLXJhxj/ZcZK1j/HzyFCC+EKM/wFgacoV6htb/Qt2B6WE2xaNutOc WJwWlCQn/BTjI99LiRLn9Oao1sGJBL4oX+P6SPFuoPMxi1ynceo+FupVYE+8KJn3WT UWiJMvCv4++Eg== From: Konrad Dybcio Date: Sat, 03 May 2025 00:38:00 +0200 Subject: [PATCH 2/3] arm64: dts: qcom: sc8280xp: Fix node order Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250503-topic-8280_slpi-v1-2-9400a35574f7@oss.qualcomm.com> References: <20250503-topic-8280_slpi-v1-0-9400a35574f7@oss.qualcomm.com> In-Reply-To: <20250503-topic-8280_slpi-v1-0-9400a35574f7@oss.qualcomm.com> To: Bjorn Andersson , Mathieu Poirier , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Manivannan Sadhasivam , Konrad Dybcio Cc: Marijn Suijten , linux-arm-msm@vger.kernel.org, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1746225495; l=17883; i=konrad.dybcio@oss.qualcomm.com; s=20230215; h=from:subject:message-id; bh=ZixE+N25/mineEHJ4hLG/8d1ohoKVciJuCDIRNzuz/I=; b=cAmfkn+K+tXa9P2al+rDeEpMOuKTx0iICSlJpNXWO31KJJAoKc+SZlXayfu3edy0I0nbFT/hc BiOtoXi+CXjCZR0N93IXLRwEJSeNjWOQ46JRMrfKHSqCRfXqkTIoyau X-Developer-Key: i=konrad.dybcio@oss.qualcomm.com; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= From: Konrad Dybcio Certain /soc@0 subnodes are very out of order. Reshuffle them. Signed-off-by: Konrad Dybcio Tested-by: Dmitry Baryshkov # Lenovo X1= 3s --- arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 574 ++++++++++++++++-------------= ---- 1 file changed, 287 insertions(+), 287 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/q= com/sc8280xp.dtsi index 35ef31d4ecf26125407bb64dd2de6e777a3400a3..3f9195da90ee898c68296f19dc5= 5bcb3ac73fe29 100644 --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi @@ -2454,293 +2454,6 @@ tcsr: syscon@1fc0000 { reg =3D <0x0 0x01fc0000 0x0 0x30000>; }; =20 - gpu: gpu@3d00000 { - compatible =3D "qcom,adreno-690.0", "qcom,adreno"; - - reg =3D <0 0x03d00000 0 0x40000>, - <0 0x03d9e000 0 0x1000>, - <0 0x03d61000 0 0x800>; - reg-names =3D "kgsl_3d0_reg_memory", - "cx_mem", - "cx_dbgc"; - interrupts =3D ; - iommus =3D <&gpu_smmu 0 0xc00>, <&gpu_smmu 1 0xc00>; - operating-points-v2 =3D <&gpu_opp_table>; - - qcom,gmu =3D <&gmu>; - interconnects =3D <&gem_noc MASTER_GFX3D 0 &mc_virt SLAVE_EBI1 0>; - interconnect-names =3D "gfx-mem"; - #cooling-cells =3D <2>; - - status =3D "disabled"; - - gpu_opp_table: opp-table { - compatible =3D "operating-points-v2"; - - opp-270000000 { - opp-hz =3D /bits/ 64 <270000000>; - opp-level =3D ; - opp-peak-kBps =3D <451000>; - }; - - opp-410000000 { - opp-hz =3D /bits/ 64 <410000000>; - opp-level =3D ; - opp-peak-kBps =3D <1555000>; - }; - - opp-500000000 { - opp-hz =3D /bits/ 64 <500000000>; - opp-level =3D ; - opp-peak-kBps =3D <1555000>; - }; - - opp-547000000 { - opp-hz =3D /bits/ 64 <547000000>; - opp-level =3D ; - opp-peak-kBps =3D <1555000>; - }; - - opp-606000000 { - opp-hz =3D /bits/ 64 <606000000>; - opp-level =3D ; - opp-peak-kBps =3D <2736000>; - }; - - opp-640000000 { - opp-hz =3D /bits/ 64 <640000000>; - opp-level =3D ; - opp-peak-kBps =3D <2736000>; - }; - - opp-655000000 { - opp-hz =3D /bits/ 64 <655000000>; - opp-level =3D ; - opp-peak-kBps =3D <2736000>; - }; - - opp-690000000 { - opp-hz =3D /bits/ 64 <690000000>; - opp-level =3D ; - opp-peak-kBps =3D <2736000>; - }; - }; - }; - - gmu: gmu@3d6a000 { - compatible =3D "qcom,adreno-gmu-690.0", "qcom,adreno-gmu"; - reg =3D <0 0x03d6a000 0 0x34000>, - <0 0x03de0000 0 0x10000>, - <0 0x0b290000 0 0x10000>; - reg-names =3D "gmu", "rscc", "gmu_pdc"; - interrupts =3D , - ; - interrupt-names =3D "hfi", "gmu"; - clocks =3D <&gpucc GPU_CC_CX_GMU_CLK>, - <&gpucc GPU_CC_CXO_CLK>, - <&gcc GCC_DDRSS_GPU_AXI_CLK>, - <&gcc GCC_GPU_MEMNOC_GFX_CLK>, - <&gpucc GPU_CC_AHB_CLK>, - <&gpucc GPU_CC_HUB_CX_INT_CLK>, - <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>; - clock-names =3D "gmu", - "cxo", - "axi", - "memnoc", - "ahb", - "hub", - "smmu_vote"; - power-domains =3D <&gpucc GPU_CC_CX_GDSC>, - <&gpucc GPU_CC_GX_GDSC>; - power-domain-names =3D "cx", - "gx"; - iommus =3D <&gpu_smmu 5 0xc00>; - operating-points-v2 =3D <&gmu_opp_table>; - - gmu_opp_table: opp-table { - compatible =3D "operating-points-v2"; - - opp-200000000 { - opp-hz =3D /bits/ 64 <200000000>; - opp-level =3D ; - }; - - opp-500000000 { - opp-hz =3D /bits/ 64 <500000000>; - opp-level =3D ; - }; - }; - }; - - gpucc: clock-controller@3d90000 { - compatible =3D "qcom,sc8280xp-gpucc"; - reg =3D <0 0x03d90000 0 0x9000>; - clocks =3D <&rpmhcc RPMH_CXO_CLK>, - <&gcc GCC_GPU_GPLL0_CLK_SRC>, - <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>; - clock-names =3D "bi_tcxo", - "gcc_gpu_gpll0_clk_src", - "gcc_gpu_gpll0_div_clk_src"; - - power-domains =3D <&rpmhpd SC8280XP_GFX>; - #clock-cells =3D <1>; - #reset-cells =3D <1>; - #power-domain-cells =3D <1>; - }; - - gpu_smmu: iommu@3da0000 { - compatible =3D "qcom,sc8280xp-smmu-500", "qcom,adreno-smmu", - "qcom,smmu-500", "arm,mmu-500"; - reg =3D <0 0x03da0000 0 0x20000>; - #iommu-cells =3D <2>; - #global-interrupts =3D <2>; - interrupts =3D , - , - , - , - , - , - , - , - , - , - , - , - , - ; - - clocks =3D <&gcc GCC_GPU_MEMNOC_GFX_CLK>, - <&gcc GCC_GPU_SNOC_DVM_GFX_CLK>, - <&gpucc GPU_CC_AHB_CLK>, - <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>, - <&gpucc GPU_CC_CX_GMU_CLK>, - <&gpucc GPU_CC_HUB_CX_INT_CLK>, - <&gpucc GPU_CC_HUB_AON_CLK>; - clock-names =3D "gcc_gpu_memnoc_gfx_clk", - "gcc_gpu_snoc_dvm_gfx_clk", - "gpu_cc_ahb_clk", - "gpu_cc_hlos1_vote_gpu_smmu_clk", - "gpu_cc_cx_gmu_clk", - "gpu_cc_hub_cx_int_clk", - "gpu_cc_hub_aon_clk"; - - power-domains =3D <&gpucc GPU_CC_CX_GDSC>; - dma-coherent; - }; - - usb_0_hsphy: phy@88e5000 { - compatible =3D "qcom,sc8280xp-usb-hs-phy", - "qcom,usb-snps-hs-5nm-phy"; - reg =3D <0 0x088e5000 0 0x400>; - clocks =3D <&rpmhcc RPMH_CXO_CLK>; - clock-names =3D "ref"; - resets =3D <&gcc GCC_QUSB2PHY_PRIM_BCR>; - - #phy-cells =3D <0>; - - status =3D "disabled"; - }; - - usb_2_hsphy0: phy@88e7000 { - compatible =3D "qcom,sc8280xp-usb-hs-phy", - "qcom,usb-snps-hs-5nm-phy"; - reg =3D <0 0x088e7000 0 0x400>; - clocks =3D <&gcc GCC_USB2_HS0_CLKREF_CLK>; - clock-names =3D "ref"; - resets =3D <&gcc GCC_QUSB2PHY_HS0_MP_BCR>; - - #phy-cells =3D <0>; - - status =3D "disabled"; - }; - - usb_2_hsphy1: phy@88e8000 { - compatible =3D "qcom,sc8280xp-usb-hs-phy", - "qcom,usb-snps-hs-5nm-phy"; - reg =3D <0 0x088e8000 0 0x400>; - clocks =3D <&gcc GCC_USB2_HS1_CLKREF_CLK>; - clock-names =3D "ref"; - resets =3D <&gcc GCC_QUSB2PHY_HS1_MP_BCR>; - - #phy-cells =3D <0>; - - status =3D "disabled"; - }; - - usb_2_hsphy2: phy@88e9000 { - compatible =3D "qcom,sc8280xp-usb-hs-phy", - "qcom,usb-snps-hs-5nm-phy"; - reg =3D <0 0x088e9000 0 0x400>; - clocks =3D <&gcc GCC_USB2_HS2_CLKREF_CLK>; - clock-names =3D "ref"; - resets =3D <&gcc GCC_QUSB2PHY_HS2_MP_BCR>; - - #phy-cells =3D <0>; - - status =3D "disabled"; - }; - - usb_2_hsphy3: phy@88ea000 { - compatible =3D "qcom,sc8280xp-usb-hs-phy", - "qcom,usb-snps-hs-5nm-phy"; - reg =3D <0 0x088ea000 0 0x400>; - clocks =3D <&gcc GCC_USB2_HS3_CLKREF_CLK>; - clock-names =3D "ref"; - resets =3D <&gcc GCC_QUSB2PHY_HS3_MP_BCR>; - - #phy-cells =3D <0>; - - status =3D "disabled"; - }; - - usb_2_qmpphy0: phy@88ef000 { - compatible =3D "qcom,sc8280xp-qmp-usb3-uni-phy"; - reg =3D <0 0x088ef000 0 0x2000>; - - clocks =3D <&gcc GCC_USB3_MP_PHY_AUX_CLK>, - <&gcc GCC_USB3_MP0_CLKREF_CLK>, - <&gcc GCC_USB3_MP_PHY_COM_AUX_CLK>, - <&gcc GCC_USB3_MP_PHY_PIPE_0_CLK>; - clock-names =3D "aux", "ref", "com_aux", "pipe"; - - resets =3D <&gcc GCC_USB3_UNIPHY_MP0_BCR>, - <&gcc GCC_USB3UNIPHY_PHY_MP0_BCR>; - reset-names =3D "phy", "phy_phy"; - - power-domains =3D <&gcc USB30_MP_GDSC>; - - #clock-cells =3D <0>; - clock-output-names =3D "usb2_phy0_pipe_clk"; - - #phy-cells =3D <0>; - - status =3D "disabled"; - }; - - usb_2_qmpphy1: phy@88f1000 { - compatible =3D "qcom,sc8280xp-qmp-usb3-uni-phy"; - reg =3D <0 0x088f1000 0 0x2000>; - - clocks =3D <&gcc GCC_USB3_MP_PHY_AUX_CLK>, - <&gcc GCC_USB3_MP1_CLKREF_CLK>, - <&gcc GCC_USB3_MP_PHY_COM_AUX_CLK>, - <&gcc GCC_USB3_MP_PHY_PIPE_1_CLK>; - clock-names =3D "aux", "ref", "com_aux", "pipe"; - - resets =3D <&gcc GCC_USB3_UNIPHY_MP1_BCR>, - <&gcc GCC_USB3UNIPHY_PHY_MP1_BCR>; - reset-names =3D "phy", "phy_phy"; - - power-domains =3D <&gcc USB30_MP_GDSC>; - - #clock-cells =3D <0>; - clock-output-names =3D "usb2_phy1_pipe_clk"; - - #phy-cells =3D <0>; - - status =3D "disabled"; - }; - remoteproc_adsp: remoteproc@3000000 { compatible =3D "qcom,sc8280xp-adsp-pas"; reg =3D <0 0x03000000 0 0x10000>; @@ -3166,6 +2879,180 @@ lpasscc: clock-controller@33e0000 { #reset-cells =3D <1>; }; =20 + gpu: gpu@3d00000 { + compatible =3D "qcom,adreno-690.0", "qcom,adreno"; + + reg =3D <0 0x03d00000 0 0x40000>, + <0 0x03d9e000 0 0x1000>, + <0 0x03d61000 0 0x800>; + reg-names =3D "kgsl_3d0_reg_memory", + "cx_mem", + "cx_dbgc"; + interrupts =3D ; + iommus =3D <&gpu_smmu 0 0xc00>, <&gpu_smmu 1 0xc00>; + operating-points-v2 =3D <&gpu_opp_table>; + + qcom,gmu =3D <&gmu>; + interconnects =3D <&gem_noc MASTER_GFX3D 0 &mc_virt SLAVE_EBI1 0>; + interconnect-names =3D "gfx-mem"; + #cooling-cells =3D <2>; + + status =3D "disabled"; + + gpu_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-270000000 { + opp-hz =3D /bits/ 64 <270000000>; + opp-level =3D ; + opp-peak-kBps =3D <451000>; + }; + + opp-410000000 { + opp-hz =3D /bits/ 64 <410000000>; + opp-level =3D ; + opp-peak-kBps =3D <1555000>; + }; + + opp-500000000 { + opp-hz =3D /bits/ 64 <500000000>; + opp-level =3D ; + opp-peak-kBps =3D <1555000>; + }; + + opp-547000000 { + opp-hz =3D /bits/ 64 <547000000>; + opp-level =3D ; + opp-peak-kBps =3D <1555000>; + }; + + opp-606000000 { + opp-hz =3D /bits/ 64 <606000000>; + opp-level =3D ; + opp-peak-kBps =3D <2736000>; + }; + + opp-640000000 { + opp-hz =3D /bits/ 64 <640000000>; + opp-level =3D ; + opp-peak-kBps =3D <2736000>; + }; + + opp-655000000 { + opp-hz =3D /bits/ 64 <655000000>; + opp-level =3D ; + opp-peak-kBps =3D <2736000>; + }; + + opp-690000000 { + opp-hz =3D /bits/ 64 <690000000>; + opp-level =3D ; + opp-peak-kBps =3D <2736000>; + }; + }; + }; + + gmu: gmu@3d6a000 { + compatible =3D "qcom,adreno-gmu-690.0", "qcom,adreno-gmu"; + reg =3D <0 0x03d6a000 0 0x34000>, + <0 0x03de0000 0 0x10000>, + <0 0x0b290000 0 0x10000>; + reg-names =3D "gmu", "rscc", "gmu_pdc"; + interrupts =3D , + ; + interrupt-names =3D "hfi", "gmu"; + clocks =3D <&gpucc GPU_CC_CX_GMU_CLK>, + <&gpucc GPU_CC_CXO_CLK>, + <&gcc GCC_DDRSS_GPU_AXI_CLK>, + <&gcc GCC_GPU_MEMNOC_GFX_CLK>, + <&gpucc GPU_CC_AHB_CLK>, + <&gpucc GPU_CC_HUB_CX_INT_CLK>, + <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>; + clock-names =3D "gmu", + "cxo", + "axi", + "memnoc", + "ahb", + "hub", + "smmu_vote"; + power-domains =3D <&gpucc GPU_CC_CX_GDSC>, + <&gpucc GPU_CC_GX_GDSC>; + power-domain-names =3D "cx", + "gx"; + iommus =3D <&gpu_smmu 5 0xc00>; + operating-points-v2 =3D <&gmu_opp_table>; + + gmu_opp_table: opp-table { + compatible =3D "operating-points-v2"; + + opp-200000000 { + opp-hz =3D /bits/ 64 <200000000>; + opp-level =3D ; + }; + + opp-500000000 { + opp-hz =3D /bits/ 64 <500000000>; + opp-level =3D ; + }; + }; + }; + + gpucc: clock-controller@3d90000 { + compatible =3D "qcom,sc8280xp-gpucc"; + reg =3D <0 0x03d90000 0 0x9000>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>, + <&gcc GCC_GPU_GPLL0_CLK_SRC>, + <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>; + clock-names =3D "bi_tcxo", + "gcc_gpu_gpll0_clk_src", + "gcc_gpu_gpll0_div_clk_src"; + + power-domains =3D <&rpmhpd SC8280XP_GFX>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + + gpu_smmu: iommu@3da0000 { + compatible =3D "qcom,sc8280xp-smmu-500", "qcom,adreno-smmu", + "qcom,smmu-500", "arm,mmu-500"; + reg =3D <0 0x03da0000 0 0x20000>; + #iommu-cells =3D <2>; + #global-interrupts =3D <2>; + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + , + ; + + clocks =3D <&gcc GCC_GPU_MEMNOC_GFX_CLK>, + <&gcc GCC_GPU_SNOC_DVM_GFX_CLK>, + <&gpucc GPU_CC_AHB_CLK>, + <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>, + <&gpucc GPU_CC_CX_GMU_CLK>, + <&gpucc GPU_CC_HUB_CX_INT_CLK>, + <&gpucc GPU_CC_HUB_AON_CLK>; + clock-names =3D "gcc_gpu_memnoc_gfx_clk", + "gcc_gpu_snoc_dvm_gfx_clk", + "gpu_cc_ahb_clk", + "gpu_cc_hlos1_vote_gpu_smmu_clk", + "gpu_cc_cx_gmu_clk", + "gpu_cc_hub_cx_int_clk", + "gpu_cc_hub_aon_clk"; + + power-domains =3D <&gpucc GPU_CC_CX_GDSC>; + dma-coherent; + }; + sdc2: mmc@8804000 { compatible =3D "qcom,sc8280xp-sdhci", "qcom,sdhci-msm-v5"; reg =3D <0 0x08804000 0 0x1000>; @@ -3209,6 +3096,71 @@ opp-202000000 { }; }; =20 + usb_0_hsphy: phy@88e5000 { + compatible =3D "qcom,sc8280xp-usb-hs-phy", + "qcom,usb-snps-hs-5nm-phy"; + reg =3D <0 0x088e5000 0 0x400>; + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "ref"; + resets =3D <&gcc GCC_QUSB2PHY_PRIM_BCR>; + + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + usb_2_hsphy0: phy@88e7000 { + compatible =3D "qcom,sc8280xp-usb-hs-phy", + "qcom,usb-snps-hs-5nm-phy"; + reg =3D <0 0x088e7000 0 0x400>; + clocks =3D <&gcc GCC_USB2_HS0_CLKREF_CLK>; + clock-names =3D "ref"; + resets =3D <&gcc GCC_QUSB2PHY_HS0_MP_BCR>; + + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + usb_2_hsphy1: phy@88e8000 { + compatible =3D "qcom,sc8280xp-usb-hs-phy", + "qcom,usb-snps-hs-5nm-phy"; + reg =3D <0 0x088e8000 0 0x400>; + clocks =3D <&gcc GCC_USB2_HS1_CLKREF_CLK>; + clock-names =3D "ref"; + resets =3D <&gcc GCC_QUSB2PHY_HS1_MP_BCR>; + + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + usb_2_hsphy2: phy@88e9000 { + compatible =3D "qcom,sc8280xp-usb-hs-phy", + "qcom,usb-snps-hs-5nm-phy"; + reg =3D <0 0x088e9000 0 0x400>; + clocks =3D <&gcc GCC_USB2_HS2_CLKREF_CLK>; + clock-names =3D "ref"; + resets =3D <&gcc GCC_QUSB2PHY_HS2_MP_BCR>; + + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + usb_2_hsphy3: phy@88ea000 { + compatible =3D "qcom,sc8280xp-usb-hs-phy", + "qcom,usb-snps-hs-5nm-phy"; + reg =3D <0 0x088ea000 0 0x400>; + clocks =3D <&gcc GCC_USB2_HS3_CLKREF_CLK>; + clock-names =3D "ref"; + resets =3D <&gcc GCC_QUSB2PHY_HS3_MP_BCR>; + + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + usb_0_qmpphy: phy@88eb000 { compatible =3D "qcom,sc8280xp-qmp-usb43dp-phy"; reg =3D <0 0x088eb000 0 0x4000>; @@ -3256,6 +3208,54 @@ port@2 { }; }; =20 + usb_2_qmpphy0: phy@88ef000 { + compatible =3D "qcom,sc8280xp-qmp-usb3-uni-phy"; + reg =3D <0 0x088ef000 0 0x2000>; + + clocks =3D <&gcc GCC_USB3_MP_PHY_AUX_CLK>, + <&gcc GCC_USB3_MP0_CLKREF_CLK>, + <&gcc GCC_USB3_MP_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_MP_PHY_PIPE_0_CLK>; + clock-names =3D "aux", "ref", "com_aux", "pipe"; + + resets =3D <&gcc GCC_USB3_UNIPHY_MP0_BCR>, + <&gcc GCC_USB3UNIPHY_PHY_MP0_BCR>; + reset-names =3D "phy", "phy_phy"; + + power-domains =3D <&gcc USB30_MP_GDSC>; + + #clock-cells =3D <0>; + clock-output-names =3D "usb2_phy0_pipe_clk"; + + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + + usb_2_qmpphy1: phy@88f1000 { + compatible =3D "qcom,sc8280xp-qmp-usb3-uni-phy"; + reg =3D <0 0x088f1000 0 0x2000>; + + clocks =3D <&gcc GCC_USB3_MP_PHY_AUX_CLK>, + <&gcc GCC_USB3_MP1_CLKREF_CLK>, + <&gcc GCC_USB3_MP_PHY_COM_AUX_CLK>, + <&gcc GCC_USB3_MP_PHY_PIPE_1_CLK>; + clock-names =3D "aux", "ref", "com_aux", "pipe"; + + resets =3D <&gcc GCC_USB3_UNIPHY_MP1_BCR>, + <&gcc GCC_USB3UNIPHY_PHY_MP1_BCR>; + reset-names =3D "phy", "phy_phy"; + + power-domains =3D <&gcc USB30_MP_GDSC>; + + #clock-cells =3D <0>; + clock-output-names =3D "usb2_phy1_pipe_clk"; + + #phy-cells =3D <0>; + + status =3D "disabled"; + }; + usb_1_hsphy: phy@8902000 { compatible =3D "qcom,sc8280xp-usb-hs-phy", "qcom,usb-snps-hs-5nm-phy"; --=20 2.49.0 From nobody Sun Feb 8 12:14:17 2026 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BEA3F2236FC; Fri, 2 May 2025 22:38:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746225510; cv=none; b=XR00BBI38IbHp2l/0lGc3o/dNcOM2YSNJynXtrs6zJb2rJEAhYzcltx+2QOqijAzDn3x45ESSqwAamQe5h0KPNLhwckEvKVwobpNNFDS1aj1/se2rxkXj9rWxSAZFbneO3505zJCTNwiShA5an2T0MwHCgsLWRRxrh/HzfgRVwE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1746225510; c=relaxed/simple; bh=46Iz1SAIFT0JpyGlK8VgIBKquW7d8t2mwHaZU9vek3M=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZqqI4epFpEE2E7EQ+FtPEmZEfWr8k4u5QLNaeByNnE/RZbf0H4IhHWBZ0yvdDgqLhNNUiQxsu7KoyjcSOoGnRtmFpXPebvRdceFml6Ng1X/LK9+Wa5rbjrkRIXLxHnoD8tOE4zkrbG6JqpSxRf2SNyCR6Bjjz+VcB82PPozp6Bs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=s+SbYuIg; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="s+SbYuIg" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 68DE1C4CEED; Fri, 2 May 2025 22:38:27 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1746225510; bh=46Iz1SAIFT0JpyGlK8VgIBKquW7d8t2mwHaZU9vek3M=; h=From:Date:Subject:References:In-Reply-To:To:Cc:From; b=s+SbYuIg86j8WxZx9B8uZWiv1ovYu/ZUo++UARWAWGcGiZe5k6dESAyrpEh6T7yl5 nrXkcT7DMvXvjgbuV5z2+crryZ2Ndd4NiSzc+qAeh1cbGbOFXbFCVOWRVBFHTsu5ht A6NUIhg+aKv33mprT3WIA68lyS/jLikbe9LRatk4oNxjQPBrcN/eieoEORww+wHR8x i5W0oWp/Fdy25hCjOaRRUCFeOUKl5JpgzXLUFYND9G1EUy7u+J5TnjZ7Sgh5A1aFbG /xas+1v6pHTDCYmsbh9/UN/FwnWnCozCET9GsbrqP2oZtR7ZY/G+2tI1JkBwDuz9Ki mpEEs3mxMo4KQ== From: Konrad Dybcio Date: Sat, 03 May 2025 00:38:01 +0200 Subject: [PATCH 3/3] arm64: dts: qcom: sc8280xp: Add SLPI Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250503-topic-8280_slpi-v1-3-9400a35574f7@oss.qualcomm.com> References: <20250503-topic-8280_slpi-v1-0-9400a35574f7@oss.qualcomm.com> In-Reply-To: <20250503-topic-8280_slpi-v1-0-9400a35574f7@oss.qualcomm.com> To: Bjorn Andersson , Mathieu Poirier , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Manivannan Sadhasivam , Konrad Dybcio Cc: Marijn Suijten , linux-arm-msm@vger.kernel.org, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1746225495; l=2986; i=konrad.dybcio@oss.qualcomm.com; s=20230215; h=from:subject:message-id; bh=510uETyHRVIvkSyJRnlRP+3kTmwGHCpIWWOr8PY43F0=; b=3V6VspehR9/5TiD9I7Z7WCRKgu5LCl3dCVvAgn4+YZxcLwB1CksAYxPzDxdSTdw12ksg7JL3g gmXcYGtLWdsC7+2qprGjh1lKjuVef0RHMIfabHNYgDxsAX9n2o2D5W0 X-Developer-Key: i=konrad.dybcio@oss.qualcomm.com; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= From: Konrad Dybcio SC8280XP features a SLPI (Sensor Low Power Island) core. Describe it. Signed-off-by: Konrad Dybcio Tested-by: Dmitry Baryshkov # Lenovo X1= 3s --- arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 72 ++++++++++++++++++++++++++++++= ++++ 1 file changed, 72 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/q= com/sc8280xp.dtsi index 3f9195da90ee898c68296f19dc55bcb3ac73fe29..75ec34bfa729946687c4c35aa95= 50685cac95a10 100644 --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi @@ -695,6 +695,11 @@ pil_adsp_mem: adsp-region@86c00000 { no-map; }; =20 + pil_slpi_mem: slpi-region@88c00000 { + reg =3D <0 0x88c00000 0 0x1500000>; + no-map; + }; + pil_nsp0_mem: cdsp0-region@8a100000 { reg =3D <0 0x8a100000 0 0x1e00000>; no-map; @@ -783,6 +788,30 @@ smp2p_nsp1_in: slave-kernel { }; }; =20 + smp2p-slpi { + compatible =3D "qcom,smp2p"; + qcom,smem =3D <481>, <430>; + interrupts-extended =3D <&ipcc IPCC_CLIENT_SLPI + IPCC_MPROC_SIGNAL_SMP2P + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc IPCC_CLIENT_SLPI + IPCC_MPROC_SIGNAL_SMP2P>; + + qcom,local-pid =3D <0>; + qcom,remote-pid =3D <3>; + + smp2p_slpi_out: master-kernel { + qcom,entry-name =3D "master-kernel"; + #qcom,smem-state-cells =3D <1>; + }; + + smp2p_slpi_in: slave-kernel { + qcom,entry-name =3D "slave-kernel"; + interrupt-controller; + #interrupt-cells =3D <2>; + }; + }; + soc: soc@0 { compatible =3D "simple-bus"; #address-cells =3D <2>; @@ -2454,6 +2483,49 @@ tcsr: syscon@1fc0000 { reg =3D <0x0 0x01fc0000 0x0 0x30000>; }; =20 + remoteproc_slpi: remoteproc@2400000 { + compatible =3D "qcom,sc8280xp-slpi-pas", "qcom,sm8350-slpi-pas"; + reg =3D <0 0x02400000 0 0x10000>; + + interrupts-extended =3D <&pdc 9 IRQ_TYPE_EDGE_RISING>, + <&smp2p_slpi_in 0 IRQ_TYPE_EDGE_RISING>, + <&smp2p_slpi_in 1 IRQ_TYPE_EDGE_RISING>, + <&smp2p_slpi_in 2 IRQ_TYPE_EDGE_RISING>, + <&smp2p_slpi_in 3 IRQ_TYPE_EDGE_RISING>; + interrupt-names =3D "wdog", + "fatal", + "ready", + "handover", + "stop-ack"; + + clocks =3D <&rpmhcc RPMH_CXO_CLK>; + clock-names =3D "xo"; + + power-domains =3D <&rpmhpd SC8280XP_LCX>, + <&rpmhpd SC8280XP_LMX>; + power-domain-names =3D "lcx", "lmx"; + + memory-region =3D <&pil_slpi_mem>; + + qcom,qmp =3D <&aoss_qmp>; + + qcom,smem-states =3D <&smp2p_slpi_out 0>; + qcom,smem-state-names =3D "stop"; + + status =3D "disabled"; + + glink-edge { + interrupts-extended =3D <&ipcc IPCC_CLIENT_SLPI + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes =3D <&ipcc IPCC_CLIENT_SLPI + IPCC_MPROC_SIGNAL_GLINK_QMP>; + + label =3D "slpi"; + qcom,remote-pid =3D <3>; + }; + }; + remoteproc_adsp: remoteproc@3000000 { compatible =3D "qcom,sc8280xp-adsp-pas"; reg =3D <0 0x03000000 0 0x10000>; --=20 2.49.0