From nobody Sun Feb 8 14:53:50 2026 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.15]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0C0E329CEB; Mon, 28 Apr 2025 06:03:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.15 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745820218; cv=none; b=JJBDLiCT/9Oy6UwWtYrag4s314DPpUI1GInm1+frySnoMPRVD0jzwd+1JeZxMlxrEEqWvehXfY9x9hpXZ5OFgMv2zJqBIGLCBUHC/4cYozyL6XDBfi9V58eU13bXusqTnGquuMhIuzDWm0VKMEdyTYewx/tmB1NvRKYXiYEakoA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745820218; c=relaxed/simple; bh=/QIuqWTdwt7nPBLknBo+J/kNdfRzmk7RzzTj44VYNQQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version:Content-Type; b=jP5MOFi4Omf6/xfk7brgguOBhOAYRaiS1g2m1ccqMtiu3ZL8dGMrvXO3+2BKRMd3dgMJvdTnfIjEDrBGHyljxj/06D0DMgfkMvXFnnc4yt3Nklsng52Mq15qFpWt4qcBdxWkPyJ47UhiUQ+viVpx8D8F5qziIy/y9lmj5lL5LIk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=cABZjbWU; arc=none smtp.client-ip=198.175.65.15 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="cABZjbWU" DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1745820218; x=1777356218; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=/QIuqWTdwt7nPBLknBo+J/kNdfRzmk7RzzTj44VYNQQ=; b=cABZjbWUNTCQIfXHruKDwLBujUilTiq/I/JEHpnnYbJkOkRIMebcDg0m 3CIsFSkVH1sk4pqeHeN7cDUFGl98QoH4M4wIfuqTV7PYeF5KmJRuQxJfT gMPeJI3lFpqdA3bdduyHCxrEw1OeVELGkGXVodfJHINMI2/fW0SyePK0s F5voUWbejktyqjdLo63yiC+C7wC3ru/KK4h6qcX0csOGo/USLjVpxboKi jvoF/hDkqGTP23IKiKP5qudxSlIB3Gv645t+M8fidPS6Hwx37CtEIWxTW /RWI4pdIwMS/YGjZ99ethoUpJ+OhG5QxSQLdJnNLyespefi9WaY72BBqu A==; X-CSE-ConnectionGUID: UdtAq8EmSFuEJvPyh0375g== X-CSE-MsgGUID: awzUClGrRLyqIN114IYdtw== X-IronPort-AV: E=McAfee;i="6700,10204,11416"; a="51064625" X-IronPort-AV: E=Sophos;i="6.15,245,1739865600"; d="scan'208";a="51064625" Received: from orviesa006.jf.intel.com ([10.64.159.146]) by orvoesa107.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Apr 2025 23:03:37 -0700 X-CSE-ConnectionGUID: mr+AJPE/SoOtEp1SbApwqg== X-CSE-MsgGUID: 7S4E6Wg+RPO+VpRanwl/Nw== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.15,245,1739865600"; d="scan'208";a="133340787" Received: from mohdfai2-ilbpg12-1.png.intel.com ([10.88.227.73]) by orviesa006.jf.intel.com with ESMTP; 27 Apr 2025 23:03:34 -0700 From: Faizal Rahim To: Tony Nguyen , Przemek Kitszel , Andrew Lunn , "David S . Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Vladimir Oltean Cc: intel-wired-lan@lists.osuosl.org, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, Faizal Rahim , Chwee-Lin Choong Subject: [PATCH iwl-next v1 4/8] igc: assign highest TX queue number as highest priority in mqprio Date: Mon, 28 Apr 2025 02:02:21 -0400 Message-Id: <20250428060225.1306986-5-faizal.abdul.rahim@linux.intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250428060225.1306986-1-faizal.abdul.rahim@linux.intel.com> References: <20250428060225.1306986-1-faizal.abdul.rahim@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Previously, TX arbitration prioritized queues based on the TC they were mapped to. A queue mapped to TC 3 had higher priority than one mapped to TC 0. To improve code reuse for upcoming patches and align with typical NIC behavior, this patch updates the logic to prioritize higher queue numbers when mqprio is used. As a result, queue 0 becomes the lowest priority and queue 3 becomes the highest. This patch also introduces igc_tsn_is_tc_to_queue_priority_ordered() to preserve the original TC-based priority rule and reject configurations where a higher TC maps to a lower queue offset. Signed-off-by: Faizal Rahim --- drivers/net/ethernet/intel/igc/igc_main.c | 19 ++++++++++++ drivers/net/ethernet/intel/igc/igc_tsn.c | 35 ++++++++++++++--------- 2 files changed, 41 insertions(+), 13 deletions(-) diff --git a/drivers/net/ethernet/intel/igc/igc_main.c b/drivers/net/ethern= et/intel/igc/igc_main.c index 86716fabf6a9..1b58811f8cfa 100644 --- a/drivers/net/ethernet/intel/igc/igc_main.c +++ b/drivers/net/ethernet/intel/igc/igc_main.c @@ -6724,6 +6724,19 @@ static void igc_save_mqprio_params(struct igc_adapte= r *adapter, u8 num_tc, adapter->queue_per_tc[i] =3D offset[i]; } =20 +static bool igc_tsn_is_tc_to_queue_priority_ordered(struct tc_mqprio_qopt_= offload *mqprio) +{ + int i; + int num_tc =3D mqprio->qopt.num_tc; + + for (i =3D 1; i < num_tc; i++) { + if (mqprio->qopt.offset[i - 1] > mqprio->qopt.offset[i]) + return false; + } + + return true; +} + static int igc_tsn_enable_mqprio(struct igc_adapter *adapter, struct tc_mqprio_qopt_offload *mqprio) { @@ -6756,6 +6769,12 @@ static int igc_tsn_enable_mqprio(struct igc_adapter = *adapter, } } =20 + if (!igc_tsn_is_tc_to_queue_priority_ordered(mqprio)) { + NL_SET_ERR_MSG_MOD(mqprio->extack, + "tc to queue mapping must preserve increasing priority (higher tc = =E2=86=92 higher queue)"); + return -EOPNOTSUPP; + } + /* Preemption is not supported yet. */ if (mqprio->preemptible_tcs) { NL_SET_ERR_MSG_MOD(mqprio->extack, diff --git a/drivers/net/ethernet/intel/igc/igc_tsn.c b/drivers/net/etherne= t/intel/igc/igc_tsn.c index e964b11feab1..e1e1c5c89989 100644 --- a/drivers/net/ethernet/intel/igc/igc_tsn.c +++ b/drivers/net/ethernet/intel/igc/igc_tsn.c @@ -12,6 +12,13 @@ #define TX_MIN_FRAG_SIZE 64 #define TX_MAX_FRAG_SIZE (TX_MIN_FRAG_SIZE * (MAX_MULTPLIER_TX_MIN_FRAG + = 1)) =20 +enum tx_queue { + TX_QUEUE_0 =3D 0, + TX_QUEUE_1, + TX_QUEUE_2, + TX_QUEUE_3, +}; + DEFINE_STATIC_KEY_FALSE(igc_fpe_enabled); =20 static int igc_fpe_init_smd_frame(struct igc_ring *ring, @@ -236,7 +243,7 @@ bool igc_tsn_is_taprio_activated_by_user(struct igc_ada= pter *adapter) adapter->taprio_offload_enable; } =20 -static void igc_tsn_tx_arb(struct igc_adapter *adapter, u16 *queue_per_tc) +static void igc_tsn_tx_arb(struct igc_adapter *adapter, bool reverse_prio) { struct igc_hw *hw =3D &adapter->hw; u32 txarb; @@ -248,10 +255,17 @@ static void igc_tsn_tx_arb(struct igc_adapter *adapte= r, u16 *queue_per_tc) IGC_TXARB_TXQ_PRIO_2_MASK | IGC_TXARB_TXQ_PRIO_3_MASK); =20 - txarb |=3D IGC_TXARB_TXQ_PRIO_0(queue_per_tc[3]); - txarb |=3D IGC_TXARB_TXQ_PRIO_1(queue_per_tc[2]); - txarb |=3D IGC_TXARB_TXQ_PRIO_2(queue_per_tc[1]); - txarb |=3D IGC_TXARB_TXQ_PRIO_3(queue_per_tc[0]); + if (reverse_prio) { + txarb |=3D IGC_TXARB_TXQ_PRIO_0(TX_QUEUE_3); + txarb |=3D IGC_TXARB_TXQ_PRIO_1(TX_QUEUE_2); + txarb |=3D IGC_TXARB_TXQ_PRIO_2(TX_QUEUE_1); + txarb |=3D IGC_TXARB_TXQ_PRIO_3(TX_QUEUE_0); + } else { + txarb |=3D IGC_TXARB_TXQ_PRIO_0(TX_QUEUE_0); + txarb |=3D IGC_TXARB_TXQ_PRIO_1(TX_QUEUE_1); + txarb |=3D IGC_TXARB_TXQ_PRIO_2(TX_QUEUE_2); + txarb |=3D IGC_TXARB_TXQ_PRIO_3(TX_QUEUE_3); + } =20 wr32(IGC_TXARB, txarb); } @@ -282,7 +296,6 @@ static void igc_tsn_set_rxpbsize(struct igc_adapter *ad= apter, u32 rxpbs_exp_bmc_ */ static int igc_tsn_disable_offload(struct igc_adapter *adapter) { - u16 queue_per_tc[4] =3D { 3, 2, 1, 0 }; struct igc_hw *hw =3D &adapter->hw; u32 tqavctrl; int i; @@ -315,7 +328,7 @@ static int igc_tsn_disable_offload(struct igc_adapter *= adapter) /* Restore the default Tx arbitration: Priority 0 has the highest * priority and is assigned to queue 0 and so on and so forth. */ - igc_tsn_tx_arb(adapter, queue_per_tc); + igc_tsn_tx_arb(adapter, false); =20 adapter->flags &=3D ~IGC_FLAG_TSN_QBV_ENABLED; =20 @@ -381,12 +394,8 @@ static int igc_tsn_enable_offload(struct igc_adapter *= adapter) if (igc_is_device_id_i226(hw)) igc_tsn_set_retx_qbvfullthreshold(adapter); =20 - if (adapter->strict_priority_enable) { - /* Configure queue priorities according to the user provided - * mapping. - */ - igc_tsn_tx_arb(adapter, adapter->queue_per_tc); - } + if (adapter->strict_priority_enable) + igc_tsn_tx_arb(adapter, true); =20 for (i =3D 0; i < adapter->num_tx_queues; i++) { struct igc_ring *ring =3D adapter->tx_ring[i]; --=20 2.34.1