From nobody Sat Feb 7 05:57:32 2026 Received: from mail-pf1-f170.google.com (mail-pf1-f170.google.com [209.85.210.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7F80816EB7C for ; Sat, 26 Apr 2025 06:53:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745650416; cv=none; b=f6PykRPjBvFAec7nK5x/d7PYyKlnkPaTU2BjwvaIdjnEPYD0A/VEg9tDp381mhjLab3t1qlct5/hTk9mGBar+GgVEIjhFeivtwoaTl8YC0qWqwPZABrnBzzlR63Z7ioW1d6jucMTC5+0xaUnN2zmgKGbjodea5JQ8K/yyBXu8mo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745650416; c=relaxed/simple; bh=RFBwDJo4GSFjRgTv+2Gl2PtEuuAX7oj7HYmkoB/Iyfk=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=QY+Yh6W53xmQ9OCaw/DiPszH/nMupoU17GGOOaCgB0a6ytrP/diO4FIk7CVDpYlrJtdJ6Uc0KpCPNb1hjaAg2ugdy324oCh3LiLoiCYK/iIhr3gvLVldLxN4AM5a4MoTQghAIRmg+vyHgxCbHLfwzrPlTq/36HlFgWEo7+RPZTU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=0x0f.com; spf=pass smtp.mailfrom=0x0f.com; dkim=pass (1024-bit key) header.d=0x0f.com header.i=@0x0f.com header.b=Qb5WJ24k; arc=none smtp.client-ip=209.85.210.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=0x0f.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=0x0f.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=0x0f.com header.i=@0x0f.com header.b="Qb5WJ24k" Received: by mail-pf1-f170.google.com with SMTP id d2e1a72fcca58-736c1138ae5so3044126b3a.3 for ; Fri, 25 Apr 2025 23:53:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; t=1745650414; x=1746255214; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=jm67qBA6pEjtHb8ZLygOp76gyn+FLVbzfGRvi4TyLEc=; b=Qb5WJ24kE2I7FhiNJCWEcdiKvFQMy8CvtnS07RgEjH6vmOlWlvWE6ZKRgOiHXiBCse 7gQhC6xsCcd5wzWswuB20FO7dZ0t+UtgNEkWbBEYL6oxFjX/F+GyI5Btvu903QW3cAp1 GJhwwCF6VR5S4E1XqUPkgXD7OM/c5csENJruw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745650414; x=1746255214; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=jm67qBA6pEjtHb8ZLygOp76gyn+FLVbzfGRvi4TyLEc=; b=hbjB7T+Glqu78JYxEoVKkijTXowMaUEBBG+QW9w3ZQdp60ji1+s1K6FLxhPsrm5jeI N71lU3ZYVcu5aAZ/C7ePtRD+KQksD9JSlbf0zC9oNMv5+hcvhqZdwI8U6M3wjD8Bkpmh mvRbvQm0ZjbH363ripJypdQq7LJz++xoqbAM45SQGRHIWgh/47V99vyMIsAfqmbSN6n+ h+6h4liDu0JKvT2WwAcxcDUPG5r/JODUH2h31xlHJYnx272AVy2jKZXHBG7+mnVr0B9X 1j09OFTCTbwNpu/Xg/Y3NMtcaURD7+Ijez7DX8L8BF32LOzKkvbDiE5teIMpu6WuE19m k6ag== X-Gm-Message-State: AOJu0YxTPX/+oL2adMB1ZTTZmF1UcquTrXtvhJTCcO/1uV4hDd4CHXvU t6xkVK8sHyLA8dng7kkK25i9GMvcxQqqQHEO8vP32cjHTNiej4flaoCot6PFMy0= X-Gm-Gg: ASbGncuymGUW6oERbGAnLwCJRTMrSjyvne3kF5j7a9+7tECHfvAtR4wEzyVN9wwWdzY 5kToOkJ+3G7XwohorjhCAL2LeuiWBw5/U+92BylojKGnBPbNOuDniDNLuEeQ0BJOGNMWOsOpTdc wK/IpC2cxWf8QLiekmsMH3aOps8bn+4sNzQP3lKUxjyDOKAo+wexRWyoj3xMh+cNZDpsoE/CmC3 asjYnf2XLwjUP9R1ZVlZmoZg/lbsbgxXgr6QCnRaz++Iso005ZTcZIaxz/ZNhMbR5Wr5ipSPK99 BQ+U8Vj87TOkBmsoEeMZ2lheA/7mmurDWg80A9Ctvmy/JxG1sRFwIw== X-Google-Smtp-Source: AGHT+IH541oQ92u6sWEgtf8GTwN8NDJl+KS4dSjE7NaSzs2K0cuGJGG5bMaJNhGl6htYZtNI18jHxA== X-Received: by 2002:a05:6a00:4642:b0:73e:359:1c86 with SMTP id d2e1a72fcca58-73ff73bce2cmr2956645b3a.18.1745650413702; Fri, 25 Apr 2025 23:53:33 -0700 (PDT) Received: from shiro.work.home.arpa. ([2400:4162:2428:2ffe:5393:61f3:16d7:186f]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-73e25912c65sm4237489b3a.25.2025.04.25.23.53.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Apr 2025 23:53:33 -0700 (PDT) From: Daniel Palmer To: w@1wt.eu, linux@weissschuh.net, linux-m68k@lists.linux-m68k.org, geert@linux-m68k.org Cc: linux-kernel@vger.kernel.org, Daniel Palmer Subject: [PATCH v2] tools/nolibc: Add m68k support Date: Sat, 26 Apr 2025 15:53:23 +0900 Message-ID: <20250426065323.259267-1-daniel@0x0f.com> X-Mailer: git-send-email 2.49.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Daniel Palmer Add nolibc support for m68k. Should be helpful for nommu where linking libc can bloat even hello world to the point where you get an OOM just trying to load it. Signed-off-by: Daniel Palmer --- tools/include/nolibc/arch-m68k.h | 141 ++++++++++++++++++++ tools/include/nolibc/arch.h | 2 + tools/testing/selftests/nolibc/Makefile | 5 + tools/testing/selftests/nolibc/run-tests.sh | 1 + 4 files changed, 149 insertions(+) create mode 100644 tools/include/nolibc/arch-m68k.h diff --git a/tools/include/nolibc/arch-m68k.h b/tools/include/nolibc/arch-m= 68k.h new file mode 100644 index 000000000000..6dac1845f298 --- /dev/null +++ b/tools/include/nolibc/arch-m68k.h @@ -0,0 +1,141 @@ +/* SPDX-License-Identifier: LGPL-2.1 OR MIT */ +/* + * m68k specific definitions for NOLIBC + * Copyright (C) 2025 Daniel Palmer + * + * Roughly based on one or more of the other arch files. + * + */ + +#ifndef _NOLIBC_ARCH_M68K_H +#define _NOLIBC_ARCH_M68K_H + +#include "compiler.h" +#include "crt.h" + +#define _NOLIBC_SYSCALL_CLOBBERLIST "memory" + +#define my_syscall0(num) = \ +({ = \ + register long _num __asm__ ("d0") =3D (num); \ + \ + __asm__ volatile ( \ + "trap #0\n" \ + : "+r"(_num) \ + : "r"(_num) \ + : _NOLIBC_SYSCALL_CLOBBERLIST \ + ); \ + _num; \ +}) + +#define my_syscall1(num, arg1) = \ +({ = \ + register long _num __asm__ ("d0") =3D (num); \ + register long _arg1 __asm__ ("d1") =3D (long)(arg1); \ + \ + __asm__ volatile ( \ + "trap #0\n" \ + : "+r"(_num) \ + : "r"(_arg1) \ + : _NOLIBC_SYSCALL_CLOBBERLIST \ + ); \ + _num; \ +}) + +#define my_syscall2(num, arg1, arg2) = \ +({ = \ + register long _num __asm__ ("d0") =3D (num); \ + register long _arg1 __asm__ ("d1") =3D (long)(arg1); \ + register long _arg2 __asm__ ("d2") =3D (long)(arg2); \ + \ + __asm__ volatile ( \ + "trap #0\n" \ + : "+r"(_num) \ + : "r"(_arg1), "r"(_arg2) \ + : _NOLIBC_SYSCALL_CLOBBERLIST \ + ); \ + _num; \ +}) + +#define my_syscall3(num, arg1, arg2, arg3) = \ +({ = \ + register long _num __asm__ ("d0") =3D (num); \ + register long _arg1 __asm__ ("d1") =3D (long)(arg1); \ + register long _arg2 __asm__ ("d2") =3D (long)(arg2); \ + register long _arg3 __asm__ ("d3") =3D (long)(arg3); \ + \ + __asm__ volatile ( \ + "trap #0\n" \ + : "+r"(_num) \ + : "r"(_arg1), "r"(_arg2), "r"(_arg3) \ + : _NOLIBC_SYSCALL_CLOBBERLIST \ + ); \ + _num; \ +}) + +#define my_syscall4(num, arg1, arg2, arg3, arg4) = \ +({ = \ + register long _num __asm__ ("d0") =3D (num); \ + register long _arg1 __asm__ ("d1") =3D (long)(arg1); \ + register long _arg2 __asm__ ("d2") =3D (long)(arg2); \ + register long _arg3 __asm__ ("d3") =3D (long)(arg3); \ + register long _arg4 __asm__ ("d4") =3D (long)(arg4); \ + \ + __asm__ volatile ( \ + "trap #0\n" \ + : "+r" (_num) \ + : "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4) \ + : _NOLIBC_SYSCALL_CLOBBERLIST \ + ); \ + _num; \ +}) + +#define my_syscall5(num, arg1, arg2, arg3, arg4, arg5) = \ +({ = \ + register long _num __asm__ ("d0") =3D (num); \ + register long _arg1 __asm__ ("d1") =3D (long)(arg1); \ + register long _arg2 __asm__ ("d2") =3D (long)(arg2); \ + register long _arg3 __asm__ ("d3") =3D (long)(arg3); \ + register long _arg4 __asm__ ("d4") =3D (long)(arg4); \ + register long _arg5 __asm__ ("d5") =3D (long)(arg5); \ + \ + __asm__ volatile ( \ + "trap #0\n" \ + : "+r" (_num) \ + : "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4), "r"(_arg5) \ + : _NOLIBC_SYSCALL_CLOBBERLIST \ + ); \ + _num; \ +}) + +#define my_syscall6(num, arg1, arg2, arg3, arg4, arg5, arg6) = \ +({ = \ + register long _num __asm__ ("d0") =3D (num); \ + register long _arg1 __asm__ ("d1") =3D (long)(arg1); \ + register long _arg2 __asm__ ("d2") =3D (long)(arg2); \ + register long _arg3 __asm__ ("d3") =3D (long)(arg3); \ + register long _arg4 __asm__ ("d4") =3D (long)(arg4); \ + register long _arg5 __asm__ ("d5") =3D (long)(arg5); \ + register long _arg6 __asm__ ("a0") =3D (long)(arg6); \ + \ + __asm__ volatile ( \ + "trap #0\n" \ + : "+r" (_num) \ + : "r"(_arg1), "r"(_arg2), "r"(_arg3), "r"(_arg4), "r"(_arg5), \ + "r"(_arg6) \ + : _NOLIBC_SYSCALL_CLOBBERLIST \ + ); \ + _num; \ +}) + +void _start(void); +void __attribute__((weak, noreturn)) __nolibc_entrypoint __no_stack_protec= tor _start(void) +{ + __asm__ volatile ( + "movel %sp, %sp@-\n" + "jsr _start_c\n" + ); + __nolibc_entrypoint_epilogue(); +} + +#endif /* _NOLIBC_ARCH_M68K_H */ diff --git a/tools/include/nolibc/arch.h b/tools/include/nolibc/arch.h index 8a2c143c0fba..ba3da0f098f1 100644 --- a/tools/include/nolibc/arch.h +++ b/tools/include/nolibc/arch.h @@ -33,6 +33,8 @@ #include "arch-s390.h" #elif defined(__loongarch__) #include "arch-loongarch.h" +#elif defined(__m68k__) +#include "arch-m68k.h" #else #error Unsupported Architecture #endif diff --git a/tools/testing/selftests/nolibc/Makefile b/tools/testing/selfte= sts/nolibc/Makefile index 58bcbbd029bc..2d6bbd8eb213 100644 --- a/tools/testing/selftests/nolibc/Makefile +++ b/tools/testing/selftests/nolibc/Makefile @@ -76,6 +76,7 @@ IMAGE_riscv64 =3D arch/riscv/boot/Image IMAGE_s390x =3D arch/s390/boot/bzImage IMAGE_s390 =3D arch/s390/boot/bzImage IMAGE_loongarch =3D arch/loongarch/boot/vmlinuz.efi +IMAGE_m68k =3D vmlinux IMAGE =3D $(objtree)/$(IMAGE_$(XARCH)) IMAGE_NAME =3D $(notdir $(IMAGE)) =20 @@ -97,8 +98,10 @@ DEFCONFIG_riscv64 =3D defconfig DEFCONFIG_s390x =3D defconfig DEFCONFIG_s390 =3D defconfig compat.config DEFCONFIG_loongarch =3D defconfig +DEFCONFIG_m68k =3D virt_defconfig DEFCONFIG =3D $(DEFCONFIG_$(XARCH)) =20 +EXTRACONFIG_m68k =3D -e CONFIG_BLK_DEV_INITRD EXTRACONFIG =3D $(EXTRACONFIG_$(XARCH)) =20 # optional tests to run (default =3D all) @@ -122,6 +125,7 @@ QEMU_ARCH_riscv64 =3D riscv64 QEMU_ARCH_s390x =3D s390x QEMU_ARCH_s390 =3D s390x QEMU_ARCH_loongarch =3D loongarch64 +QEMU_ARCH_m68k =3D m68k QEMU_ARCH =3D $(QEMU_ARCH_$(XARCH)) =20 QEMU_ARCH_USER_ppc64le =3D ppc64le @@ -152,6 +156,7 @@ QEMU_ARGS_riscv64 =3D -M virt -append "console=3Dtty= S0 panic=3D-1 $(TEST:%=3DNOLIBC_T QEMU_ARGS_s390x =3D -M s390-ccw-virtio -append "console=3DttyS0 panic= =3D-1 $(TEST:%=3DNOLIBC_TEST=3D%)" QEMU_ARGS_s390 =3D -M s390-ccw-virtio -append "console=3DttyS0 panic= =3D-1 $(TEST:%=3DNOLIBC_TEST=3D%)" QEMU_ARGS_loongarch =3D -M virt -append "console=3DttyS0,115200 panic=3D-= 1 $(TEST:%=3DNOLIBC_TEST=3D%)" +QEMU_ARGS_m68k =3D -M virt -append "console=3DttyGF0,115200 panic=3D= -1 $(TEST:%=3DNOLIBC_TEST=3D%)" QEMU_ARGS =3D -m 1G $(QEMU_ARGS_$(XARCH)) $(QEMU_ARGS_BIOS) $(Q= EMU_ARGS_EXTRA) =20 # OUTPUT is only set when run from the main makefile, otherwise diff --git a/tools/testing/selftests/nolibc/run-tests.sh b/tools/testing/se= lftests/nolibc/run-tests.sh index 0299a0912d40..ba90c0b8c482 100755 --- a/tools/testing/selftests/nolibc/run-tests.sh +++ b/tools/testing/selftests/nolibc/run-tests.sh @@ -25,6 +25,7 @@ all_archs=3D( riscv32 riscv64 s390x s390 loongarch + m68k ) archs=3D"${all_archs[@]}" =20 --=20 2.49.0