From nobody Mon Feb 9 08:49:31 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 958BA217737 for ; Fri, 25 Apr 2025 19:49:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745610557; cv=none; b=aYMEPXJczKuFX8PCYPxThWU/iMTVsWmadXuKXb1URsr0ePud3xsTfG7IulZ+sVzwqLdP3OTjBRmACSzjBRTtN60sadmxOao7EfJYAB2KRvXPEcH1WuQbwnRLX0/c/11M7jIL61ipKO6pnkIVjXlVkKm0xLmE9ra+sWsi7bpnXfc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745610557; c=relaxed/simple; bh=xEqo+EivkXzxOzoaQDh4iS1g3dZuWredikvOGuMfVEg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=jhQgUFSs7JJ65ljpphZOaJtbxJtJXHLkAv7xWT48yXUGPbNlEDXK/SoI0BTuqeQoNzONpYLvOfMzpC89VIMle5atXMmraO29zRMFptpD9VY1RHrsLAX2pZtjkYpD0dD61a+qtIJwGSrUkdJkIiw+z2m9qYw9XnyQzK/fD5Tjv9c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Y/xbVFMr; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Y/xbVFMr" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53PGJxNY032119 for ; Fri, 25 Apr 2025 19:49:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= s27H/MGZip346GLJXyEl0+hPEUbbSGTNw9RexNbP/zQ=; b=Y/xbVFMrbGwRmCF7 wsmRYa+s8c1mZEndO+IXcEW51fj4TW23Nh77+FlDnY0WnRAnaDKqSqoDT1QLOnWx njc6Ve/1kObt1zogdkRLg1JUHrX5iOpiIdSfpcqzxfe3AC5gtw+qyOKl/KS/fB3E /wVMeAijvzxVND5UUPO3p2QHE4VDnWDdiWmT6Ia+/XbH+9izxxdy+0RSL/oPRR6D sANFfxbljs5konwVHd5kOSPX6T4U8+oUxm99t0MGfZOrOeAnxVcHGE0eDQpwN/tj TPCiu5wpItqNY5wpLK9TIjudY+nu9WtvhEN01Kvp0Fy8QHfFJ8RLMojURHBk6BF8 x8ciEQ== Received: from mail-qv1-f72.google.com (mail-qv1-f72.google.com [209.85.219.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh1a0uv-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 25 Apr 2025 19:49:14 +0000 (GMT) Received: by mail-qv1-f72.google.com with SMTP id 6a1803df08f44-6e8ffb630ffso41604096d6.1 for ; Fri, 25 Apr 2025 12:49:14 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745610554; x=1746215354; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=s27H/MGZip346GLJXyEl0+hPEUbbSGTNw9RexNbP/zQ=; b=Kx72WP9On12WXlPAep05AJ6C2QoCsYtZta3iTrnpAhtRfdQcj2lCVtAEO28s7DqbSy wY01j9ZJIpCt0XQfVY9YpAvom63Cc01MM5feohoVPdVoDqEek63tJyZJX2vJDi0IWBFV dAv3Rp2GYVGjpBd2epsiHICVwRs4yRno/DUkNXnoiJp7bFP4YTEQyExgxuCCB7VYa7ea eSAv4cth3b8k+7Sx0qFT5b+5qoBGhUPgMURrVM/hnP6nSWoIgFydJrAYpfg8tgwO/5g6 L4YareFsI/E3g6yXFs6sAZwJEd8JGo477dbyw58wp8VD4f8IkDpYW3jbbm9w9LRCzwdw MoEA== X-Forwarded-Encrypted: i=1; AJvYcCXPoNtCmtxSEGCaMGPMRcbOLTnhLFy6Tj1NY5jFKkyw+wMNzQRKnhjMs5i3K2IsHRfYIOFZi7OTioihhik=@vger.kernel.org X-Gm-Message-State: AOJu0Yy4MXbEzRTBATJK8phLMaNde9EK1Zh6M+/wpj8m2+Y62lyl/CN+ OxALYoPPP/P6gQmuZ2SWcU3/dMrHGK9ql4WDPa4gPm4AB6RD70DIDTPyB9mG8g+qL7Z6Lg2R+R8 U1gr/3x3bH0SKUFQOEQfgGN6tGw3gw+F+3NL0mTy63avK/1KeR99fZWZ0oKaCdKY= X-Gm-Gg: ASbGncsZcmnDf9CwdnxhPwVfr2C8QQQPFatlCkCJ6TCEjJCBWZypVNkU3y9NCmkab4k 2Frl3T6b+1mHxgxViIJcxF4oD10NhH3Z7DC1ZIbcwY1u2mmVOpdQojV4kmeIzepYLEWN1xSILRp ++cn2foUYy3J5OqjanCiTIGvcYHYGrpkNB1RtTjYRGyMq4L+wTMagp9YCTZsn/03R+7Eks9yF9v Ox5+1V2eqrp1COIxKCz5v9md1m325Iv8jD10zATKMpM6T9f3F4Uq96ncTSLVd3Fq7jGvDlNRXZf ZECOFxjtLKzSnQs9jcaN20yO2LXGkQLMc86rcRar4iwKd9N8U+fEZGXv+7Y/n1M7qOFMFt8PR3/ srNG8MGjA4UhfwBqeUckh0cNu X-Received: by 2002:a05:6214:1941:b0:6e8:f166:b19e with SMTP id 6a1803df08f44-6f4cb9d675bmr56063726d6.17.1745610553743; Fri, 25 Apr 2025 12:49:13 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFIlmd7nFIFgnLBspjDQVkgY90tTtUd8k3ohF7W9+HxepEi1M8QeYnlT7judZ4HqN7C5lnMEA== X-Received: by 2002:a05:6214:1941:b0:6e8:f166:b19e with SMTP id 6a1803df08f44-6f4cb9d675bmr56063336d6.17.1745610553327; Fri, 25 Apr 2025 12:49:13 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54e7cb258b7sm725313e87.22.2025.04.25.12.49.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Apr 2025 12:49:12 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 25 Apr 2025 22:49:08 +0300 Subject: [PATCH v2 1/5] drm/msm/dpu: enable SmartDMA on SM8150 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250425-dpu-rework-vig-masks-v2-1-c71900687d08@oss.qualcomm.com> References: <20250425-dpu-rework-vig-masks-v2-0-c71900687d08@oss.qualcomm.com> In-Reply-To: <20250425-dpu-rework-vig-masks-v2-0-c71900687d08@oss.qualcomm.com> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3187; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=C2f4NUqFP0JePGsYgv6HQ3zhP0uNZ8tppCfOQ3zdVxY=; b=owGbwMvMwMXYbdNlx6SpcZXxtFoSQwb3c9NvmqV2SRvN49/qMkazLRa+zVF7ntcxJDJ/5WKzP xWO5053MhqzMDByMciKKbL4FLRMjdmUHPZhx9R6mEGsTCBTGLg4BWAitxM5GJpSzmcHRb/7GFMZ qjXzgy57tthxk5yaun0bOf7n+CqYTHrK1c1kfWLRkcbFyiv1tt9gW/2HYXmokWiEbOOSS/xdx+6 xBJ7mkHyWya+3a4rxytZyyUybc7OTL+7+L7OfzUjPYs3+3+9s7ET2vvqbaMeUVz7P+uQ177m2sp X8mW2hJh0fvHh/iIUV+VpeSFyjO13G7+CD18USfPpLnjP93mvHULZVNHLyXUmR/qJJ/hayJ93Wb N8U/OqEHf+uzZu8ddP1V8p3CxqfNWVSrtnLeLVySu4k/9r6Qw1yE9Tkru3t4pVNvuR4qd+u7Hr7 d/Os/99/xn6qEZeJmSuXbVNi1+r1RP5+2RGPImOb3K8A X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-GUID: -R-hGdyKwNczba74ZV77VermHsPb2w3I X-Authority-Analysis: v=2.4 cv=OY6YDgTY c=1 sm=1 tr=0 ts=680be73a cx=c_pps a=7E5Bxpl4vBhpaufnMqZlrw==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=KKAkSRfTAAAA:8 a=1PPYqbpFttJoYAmrjxEA:9 a=QEXdDO2ut3YA:10 a=pJ04lnu7RYOZP9TFuWaZ:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-ORIG-GUID: -R-hGdyKwNczba74ZV77VermHsPb2w3I X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI1MDE0MSBTYWx0ZWRfX6nzdDS21zR9d 4biUD+1uywxN2DVSavgPhlKaY5/ZRrk+6hAnnwIPb0coriFFCyEQRMrlcd6wHc4wUb9YcU8FRGr olcjC93V1K1X+2+GK46gRoypgNkDZ7AEcxfBQPeNqUEixVVOUKwFtJz/2wJVgUE/Iu2Jx06xA23 XV/IdS3WgqMcGWCy+qB7RnYHr80JOf5KGKGZUrhdeTkVHXI3zyhzZjEsG7WFuGGF5MX1IsLspV0 Rc3tXYGLvphU69HxSQxC91/g77s1eHc0d2TK/MlR8Y5gr+ZnfcolDpCIPQSxO05KkhNT+lFEE3B 5hme0J6aiawpCQnk1wE1sn80uA3KgUPinv389gy4uFcDyp4JNmP1fI3kiDbTOAyj8CJQEfV30ml T+nSUrYbFFPZabuEKX/qZs6Qzk/zHADH7Y/fW0+S5defa3X4CK7z9RS7I8tEq0mFWKvtpI1t X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-25_06,2025-04-24_02,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 lowpriorityscore=0 suspectscore=0 mlxscore=0 clxscore=1015 malwarescore=0 mlxlogscore=899 phishscore=0 priorityscore=1501 spamscore=0 adultscore=0 bulkscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504250141 From: Dmitry Baryshkov Reworking of the catalog dropped the SmartDMA feature bit on the SM8150 platform. Renable SmartDMA support on this SoC. Fixes: 460c410f02e4 ("drm/msm/dpu: duplicate sdm845 catalog entries") Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h | 16 ++++++++------= -- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h index 979527d98fbcb19c33ccb45b5ba4716031949985..8e23dbfeef35432348c86544e82= 5aefa54d476aa 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h @@ -76,7 +76,7 @@ static const struct dpu_sspp_cfg sm8150_sspp[] =3D { { .name =3D "sspp_0", .id =3D SSPP_VIG0, .base =3D 0x4000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_1_4, .xin_id =3D 0, .type =3D SSPP_TYPE_VIG, @@ -84,7 +84,7 @@ static const struct dpu_sspp_cfg sm8150_sspp[] =3D { }, { .name =3D "sspp_1", .id =3D SSPP_VIG1, .base =3D 0x6000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_1_4, .xin_id =3D 4, .type =3D SSPP_TYPE_VIG, @@ -92,7 +92,7 @@ static const struct dpu_sspp_cfg sm8150_sspp[] =3D { }, { .name =3D "sspp_2", .id =3D SSPP_VIG2, .base =3D 0x8000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_1_4, .xin_id =3D 8, .type =3D SSPP_TYPE_VIG, @@ -100,7 +100,7 @@ static const struct dpu_sspp_cfg sm8150_sspp[] =3D { }, { .name =3D "sspp_3", .id =3D SSPP_VIG3, .base =3D 0xa000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_1_4, .xin_id =3D 12, .type =3D SSPP_TYPE_VIG, @@ -108,7 +108,7 @@ static const struct dpu_sspp_cfg sm8150_sspp[] =3D { }, { .name =3D "sspp_8", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x1f0, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, @@ -116,7 +116,7 @@ static const struct dpu_sspp_cfg sm8150_sspp[] =3D { }, { .name =3D "sspp_9", .id =3D SSPP_DMA1, .base =3D 0x26000, .len =3D 0x1f0, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 5, .type =3D SSPP_TYPE_DMA, @@ -124,7 +124,7 @@ static const struct dpu_sspp_cfg sm8150_sspp[] =3D { }, { .name =3D "sspp_10", .id =3D SSPP_DMA2, .base =3D 0x28000, .len =3D 0x1f0, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 9, .type =3D SSPP_TYPE_DMA, @@ -132,7 +132,7 @@ static const struct dpu_sspp_cfg sm8150_sspp[] =3D { }, { .name =3D "sspp_11", .id =3D SSPP_DMA3, .base =3D 0x2a000, .len =3D 0x1f0, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 13, .type =3D SSPP_TYPE_DMA, --=20 2.39.5 From nobody Mon Feb 9 08:49:31 2026 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 53157224B0D for ; Fri, 25 Apr 2025 19:49:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745610561; cv=none; b=ImVSwBv6EK8NpUymFDvdP5Y7jaikRVH/T5i9FbmMwf7Tf9/9qLaTOtY483bjSQOD/d00Bv86zk4OtegPkPz+Rdp+9w4vnwYqNCgzVS0EtZP4c2f8vu/LNY2hxkLQG+tPwDBv33L9uMV+KaraQWX/8ICiV0XGiUzYbpHqc4xcg7k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745610561; c=relaxed/simple; bh=zi6XU+PXzgyyO7zfBxiQGFtMjk5GDx/6hmtJu1GnLRs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AqKtlwzglukNP17FvWqBLnkPP0FMGg43986r1lKgwyWVOshBNhiApgb/GJkNbmvyBeeX9kSyv83JQJo8uqGcinyI6JFscI5ePYE6pfj8r6mlViv4URsPXUZrfIHI6bKBUevahsL88VnluBvgyZd7WWXWb3G5iVZ56QeeP2/048g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=X/IzE1Vg; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="X/IzE1Vg" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53PGJqdX003980 for ; Fri, 25 Apr 2025 19:49:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Op5Ucj3NsPaSHpQN3+W+ByQRkYYVKvbIsr+8S3UcS4U=; b=X/IzE1VgEx1CPVgX KlsmlWkRPhKb+bF4Mqo2rzaHWy+4ZTzJzSpGGj9sm2F4ESNqNTXBwBOavOJd6m8I qYlTdQIyvmBoYAyO9LM09CWzRN8k2MmhIXoyA5ukPSOdpRI90m0TaLDHk7RC/YVn BKWJ/4Ndg+ufu2lXe5LgAOhxWlo79ZEUB5GfszECAlmAUl/r8yRaGJidfxFElXyv Xs1tL+qGlnWd5lh+eGzMbFbZRKpMpHiSOOdo2l+mTIMvUjmjRLXowlVo95lNyVtL ZDyJOC8M7D3VqmxceSAEq4nLguqP3OC7/KyJvm7KNKRCMEa/56ps5/ql/WmN5jVM eKDRSg== Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh2a798-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 25 Apr 2025 19:49:17 +0000 (GMT) Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-4768656f608so43926871cf.1 for ; Fri, 25 Apr 2025 12:49:17 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745610556; x=1746215356; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Op5Ucj3NsPaSHpQN3+W+ByQRkYYVKvbIsr+8S3UcS4U=; b=sjnXx8LKbPeIsw5MI92aX4fyb/w6n2eduCSe5xv2K3mUKRv8VaUthLnK+TBDq7Lutt 62W5qvrLpV1sbKUFHolCrbC7+KmrINYwiJ2JprOkopfOXggDxMV+qPwczt1nYaA79TGg eKZZiu6HLDh7nt6OcL0mwEe5fugkJ+fhkghy0Ho09MNyhQsD0esh8Og6IDFB8/b+sHzL TNEnoQLQ2RGXSMNXoIZXN+uuLoBG4DzJHv4/U5KinMYzMf43oYPxUE9W9tGIh4ibs6iz jOtdu7L3AYwozr3agscSWJ5fPa47pV/ViyWZYf463jyn6t5xukWqgwX5SeDtRuGCCgbq 63NA== X-Forwarded-Encrypted: i=1; AJvYcCV8c8pzQ/qPG5CUzbVFz+n2G6kyuINTrVHCepE24kpmvbYAYCsm1HYytbw5aOT/jJEqW3gHasFGKMy8G2o=@vger.kernel.org X-Gm-Message-State: AOJu0Yx6aQGqDflPhck+EMs+CqDPMUDOVGZ0UbYW2V6J5V5CkueXCA5b 1E+vmxthKpNytgkbb1CjQ7mbsR+dRvunI6Kqnxl+5Klf1qHZ7bnvGIuFfR1hs+eOnNB8wxtSa9J MsiWdwBbQpx9JehDIPRDBcSsXW4Qe/2vZYm499gcCP9SCkwCuEgQdgJDp/6arMGg= X-Gm-Gg: ASbGncvWU2DSm6TqQUoc0T6VIg2ypQbzPGad9vRb+e5v4jcGkxxLuRunlqIQdwYOG+F drFllwOB3/dmASIDYifiQsSF+Z9TrEsetrnkoMqEk+1r6iR4iJAId7+9yMhWT9tc/ww1MKkFUPQ 0TryHK7UomrTpJYQZ/cZaTu5nXl65urTSy72kyWy4ql/5Moj6ifGc79z/sqv31EkZUy3M2yUjUh m6AJmsHAxxoUmeptZKCkn7gdgtnmsi+yWhYC4hdx+wcSFGwmCQFQRMEFFqJugKyvSsLaz/XqPU7 XBIRRiDLyp9w6Fk/yzLFjSMYjzjpBU3IZ4kzySLfvN4/a0wdiIpHRvE1q1SHSE7ZjgS+Yd5sRVS VF4++yjopO5A5nSZXIeWmkePH X-Received: by 2002:ac8:5f8c:0:b0:476:9483:feaf with SMTP id d75a77b69052e-4801ca7cd8bmr58651891cf.19.1745610556107; Fri, 25 Apr 2025 12:49:16 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHvsYm+y4nGXf58l7owYH/EptT90yacYmOjG5Q/lvtKP+/y6qqRd2lf6/BRdOEXF6bTAvHKow== X-Received: by 2002:ac8:5f8c:0:b0:476:9483:feaf with SMTP id d75a77b69052e-4801ca7cd8bmr58651561cf.19.1745610555757; Fri, 25 Apr 2025 12:49:15 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54e7cb258b7sm725313e87.22.2025.04.25.12.49.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Apr 2025 12:49:13 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 25 Apr 2025 22:49:09 +0300 Subject: [PATCH v2 2/5] drm/msm/dpu: enable SmartDMA on SC8180X Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250425-dpu-rework-vig-masks-v2-2-c71900687d08@oss.qualcomm.com> References: <20250425-dpu-rework-vig-masks-v2-0-c71900687d08@oss.qualcomm.com> In-Reply-To: <20250425-dpu-rework-vig-masks-v2-0-c71900687d08@oss.qualcomm.com> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3199; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=fFGUiM7rgjkUGAW2oQNNZ8SSmLtzgOiuFiVQLK6bnQQ=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBoC+c2OF+dpZ5x23AvPYZzM2MBCF3aqqk+qzvls wBX0P8XsxGJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaAvnNgAKCRCLPIo+Aiko 1YxaB/wM8mKWJRIVva/SbIne6SnB6a09rDJUu2XRLkcr6IYyW0u5+lvBVXrZxK2q9+UhWyT+r/M LfutguivISiLA9iHcQUS1g84PJVmPhYHUty+PaTu/c1P/glxccHD1jebQF02tRNUxSe/S/tiuvN TKtVBCxBW6jyifRgIZ0XuIBbiUYyUV/QFYMOBK6LiJmbgTxnyMmvpjWN+OmyIyda+PPlvI5mVrh SrVyMm7oM1aP7tbcYoda1Vkb+BcATg9UVthsb2atzf5/rQTQCQNUU1ktYFArBe/Gti4+9Xi/ZW/ d/YLQ29ohqgzdByB3l9CN6mYuvbgImjF6iDjfb3A2YpJl8/G X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Authority-Analysis: v=2.4 cv=EtLSrTcA c=1 sm=1 tr=0 ts=680be73d cx=c_pps a=JbAStetqSzwMeJznSMzCyw==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=KKAkSRfTAAAA:8 a=0qT3Y18QIILfcGn7-LoA:9 a=QEXdDO2ut3YA:10 a=uxP6HrT_eTzRwkO_Te1X:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-GUID: k2yG642U2VnI6euN1H8kmOaK8G1zEXtP X-Proofpoint-ORIG-GUID: k2yG642U2VnI6euN1H8kmOaK8G1zEXtP X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI1MDE0MSBTYWx0ZWRfX9U5mEN/1AzmK 3hHo3nUTnsijJ/I4ayAzX9nupB/QUuaUFAwNr9Zz9gSva8U4vE0JE4ONDbKdaJ1sEEccfzv+a8N K8qgWr3qdM6N+tCliVECQjUVbwPUDoRd5k6/eAWn06oEeLcwyL7+o2oPiUhP2HzfnY33q1kyj3U YH3fWM5GdW1ruZ9tPEBghzSE0DsFCwXPHm37x4wnKmIzEY4eDzBYsQ3zDRMRIln/VDvnklXbCIc V+7ZkKjUUZ7B1agR81v0xeBuYFSGpP+ig3APK+I9VAop7qgZdVjNSm0Le5W9Vldpnf5dvDobnnw is0jkaWq2YAJTWYZ94Km/3nFVDExEN3dJ4yDoFL9rzAcSqHmfSqpAc2HnIGQT1J749louaTO7CB 7a7gxWZXmgFJH6lRGBvXRZRe0xa1zRV4A4Gvs5qQZrfdi/sH5llgktklJmovbQWpMzebrL4g X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-25_06,2025-04-24_02,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 phishscore=0 suspectscore=0 mlxscore=0 clxscore=1015 spamscore=0 mlxlogscore=894 lowpriorityscore=0 malwarescore=0 priorityscore=1501 impostorscore=0 adultscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504250141 From: Dmitry Baryshkov Reworking of the catalog dropped the SmartDMA feature bit on the SC8180X platform. Renable SmartDMA support on this SoC. Fixes: 460c410f02e4 ("drm/msm/dpu: duplicate sdm845 catalog entries") Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h | 16 ++++++++-----= --- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h index d76b8992a6c18c21a54eb2a373c789720b876c8b..e736eb73a7e61544e0940f1ac68= 3ac0e4c5c79d6 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h @@ -75,7 +75,7 @@ static const struct dpu_sspp_cfg sc8180x_sspp[] =3D { { .name =3D "sspp_0", .id =3D SSPP_VIG0, .base =3D 0x4000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_1_4, .xin_id =3D 0, .type =3D SSPP_TYPE_VIG, @@ -83,7 +83,7 @@ static const struct dpu_sspp_cfg sc8180x_sspp[] =3D { }, { .name =3D "sspp_1", .id =3D SSPP_VIG1, .base =3D 0x6000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_1_4, .xin_id =3D 4, .type =3D SSPP_TYPE_VIG, @@ -91,7 +91,7 @@ static const struct dpu_sspp_cfg sc8180x_sspp[] =3D { }, { .name =3D "sspp_2", .id =3D SSPP_VIG2, .base =3D 0x8000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_1_4, .xin_id =3D 8, .type =3D SSPP_TYPE_VIG, @@ -99,7 +99,7 @@ static const struct dpu_sspp_cfg sc8180x_sspp[] =3D { }, { .name =3D "sspp_3", .id =3D SSPP_VIG3, .base =3D 0xa000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_1_4, .xin_id =3D 12, .type =3D SSPP_TYPE_VIG, @@ -107,7 +107,7 @@ static const struct dpu_sspp_cfg sc8180x_sspp[] =3D { }, { .name =3D "sspp_8", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x1f0, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, @@ -115,7 +115,7 @@ static const struct dpu_sspp_cfg sc8180x_sspp[] =3D { }, { .name =3D "sspp_9", .id =3D SSPP_DMA1, .base =3D 0x26000, .len =3D 0x1f0, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 5, .type =3D SSPP_TYPE_DMA, @@ -123,7 +123,7 @@ static const struct dpu_sspp_cfg sc8180x_sspp[] =3D { }, { .name =3D "sspp_10", .id =3D SSPP_DMA2, .base =3D 0x28000, .len =3D 0x1f0, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 9, .type =3D SSPP_TYPE_DMA, @@ -131,7 +131,7 @@ static const struct dpu_sspp_cfg sc8180x_sspp[] =3D { }, { .name =3D "sspp_11", .id =3D SSPP_DMA3, .base =3D 0x2a000, .len =3D 0x1f0, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 13, .type =3D SSPP_TYPE_DMA, --=20 2.39.5 From nobody Mon Feb 9 08:49:31 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7EC62221F1E for ; Fri, 25 Apr 2025 19:49:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745610561; cv=none; b=TkFmiJP1oxAq/5M4b8YjOY7iwNqhjHTvZzu8WPQJvDSmDETWOOOePzyBP1IYVgzuZCb2nRuc2V4dschQkuSPPKd0uBcasfh/2W3AxifJlH/NxyXCJiDU92DJoK/boRi/cOHBwkaxajjmbCh73BTM3pelTwy0yKpSOsecuGbAFro= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745610561; c=relaxed/simple; bh=CUaIe3YjEScKzRmab1Pl5aHETuKQ1a9T+G7YnxZyaYY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gYc2LWtxHNLHN3YllCyrI/ey0YJOp2dz0LarIHipWzRBgbLvyb49clIgv90XrBuV/mTKQgI5hGzGm56JDaY8kB1t5AKOA34P/EQ6ODRqSXHV2GJMVNRWKAsFn5E7qSxOpQfvVC0rhIDiK7uRUrPETFMCW9QHe4/2NpwRwzPKhXk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=iNjV2Yg6; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="iNjV2Yg6" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53PGJv4w024841 for ; Fri, 25 Apr 2025 19:49:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= yu1pJ4v7QyzpaLYH38MD+E0KLIvxpSKT0ukBB1qszW4=; b=iNjV2Yg65YPih9MY NHbRpmoFU78rmRnk+K+o9vaum4aFohzqowSEbaZccjKfyzN+5H9DMFNux1W7W3M9 j6+/3dtIcSh1Ucm0CvVxIUjcphFnQpkmFiTL+iF4p9VXk8T/eEL5rAHMWdnWEdm9 CC1M/akHf+P34ayA3xpHoKdXYiHWC1zY8gH7iRSskYo87dXBJATif+I+aWij8uUJ mENwPIBmB6jm7HisrVkBgb2Ot76KEoPLpCZ3HIZCO2fgvFyrBVwYk4a/plIVmCdy JdmOCRdY8wkDh8vwFUFV5ZswXS5z7IK+uqYi+yuF3NdvmLmLlpF8ECr4Nnww6YSb jsAimA== Received: from mail-qv1-f71.google.com (mail-qv1-f71.google.com [209.85.219.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh0t0x0-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 25 Apr 2025 19:49:18 +0000 (GMT) Received: by mail-qv1-f71.google.com with SMTP id 6a1803df08f44-6e91d8a7165so46859386d6.0 for ; Fri, 25 Apr 2025 12:49:18 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745610557; x=1746215357; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=yu1pJ4v7QyzpaLYH38MD+E0KLIvxpSKT0ukBB1qszW4=; b=FhimzjPGJeB4gtjw+rit0wmuMtpAnONGy3iKGrDS/Lcqkrwy61SaDESq7CYIygAm9d khoZTLxaCsdwB1ZSxXE4/Y23e5ysTUZHLG2d5hPFdL+VlYA2ntt5aNU47/t4uD6yZWo4 uvB2zDCVOq3EgRHnxZ7OjaryprLCU/x5SY9FU5KfRtB6uCNZD3fz+or314UTqd0W3nn+ 8HdW0rfWcZYwRtFhkZFmJ2cDUpIByKkqtjqjTxNT6oJ8w0MzT9WxvaHML3xiw5AvnWUv 4ifn0RKxFVvw+nc7CmEKCAiSpAJlS00m3PVcsAW88Z+iZnYdgdvwLQ+4QI6t9P/VWNM8 VnBw== X-Forwarded-Encrypted: i=1; AJvYcCVGaGpjs2H+R/UWrR6+RQlXYHE75j8mFOXHCpVAHrRUQV7Wn6OoZEgLaoD9zq6gPvrGUxLtx65XkZ9XWBY=@vger.kernel.org X-Gm-Message-State: AOJu0Ywa5Gcx+VdXJCY8d5EhFMRrYw1rbl0/A+FnchGhaS5l+S4Pmrqc i2YHuLxBQwGlcoC6vOW6gF4at45p/JjffTgGqXZd0y1YglR2Ntc1Be0157oTodOdI/6pKnJsm6a SVyOozWTO7U8FeOaUWixYDFhRrkN5mR7M+kYlPl0feMJKy5rJaMiAHpfUjE5SrzI= X-Gm-Gg: ASbGncuosV5JJqG8tqVIJ5dK02KWZVwdJzXAjZUqvx9WEeOoUGn3IHiX0eSamSyOj77 kF211Z98g8kHrvnEB2KEZKDqsIEzyEBhPrpkeGSqc2TcFBI4SlRTCuAT/d/ZctjCwZIneSjTv4a WvSufpmBv3LeFSj2G2KZXZxAKQU4Lq3qDzYZEN9yNifQxBVV96wm8886dEpySQTWcrk+fawuKq/ WD4h/BHLKjD9Xa+1E4NJRdTTloSiT+33WQzh+K81F1qEexN+Fiu7L0CNtoJTiKiSSCtoDyxa4WX 34BsuRqucnWEe/xuYBcUnmZE+3RovN6PSo/zXqFK8aWDEh8wxWmkqKGwtZpDLv3LYuBfQXtGvpQ BJITANU7iT69gAGHB+Pj9zZO3 X-Received: by 2002:a05:6214:242b:b0:6f2:a886:7c6d with SMTP id 6a1803df08f44-6f4cb9b917dmr61105516d6.3.1745610557411; Fri, 25 Apr 2025 12:49:17 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEWxy8OZVy+1G4435jkDv7x9KFSTI/TlWQyS1nZQqm5LJzAOkiG4ti14J6fup+ZqQ6Lmqkrsg== X-Received: by 2002:a05:6214:242b:b0:6f2:a886:7c6d with SMTP id 6a1803df08f44-6f4cb9b917dmr61105196d6.3.1745610557116; Fri, 25 Apr 2025 12:49:17 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54e7cb258b7sm725313e87.22.2025.04.25.12.49.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Apr 2025 12:49:16 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 25 Apr 2025 22:49:10 +0300 Subject: [PATCH v2 3/5] drm/msm/dpu: enable SmartDMA on SC8280XP Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250425-dpu-rework-vig-masks-v2-3-c71900687d08@oss.qualcomm.com> References: <20250425-dpu-rework-vig-masks-v2-0-c71900687d08@oss.qualcomm.com> In-Reply-To: <20250425-dpu-rework-vig-masks-v2-0-c71900687d08@oss.qualcomm.com> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3144; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=CUaIe3YjEScKzRmab1Pl5aHETuKQ1a9T+G7YnxZyaYY=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBoC+c2fBKFWyeuvlxVupBYlHsabn1JoqhaF56EP A1a5Yl2OECJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaAvnNgAKCRCLPIo+Aiko 1VujB/0RH8hLC2/n5KPQjXGWQdbQPf/GoiGnrLDEdFtg/55BGzkZSIzNqJJMdmP+7vsHv9MPIcG YcyjarvTthBVQ2gwHC8m24VeVjCeGha5APWZv38Zq8g7jZZRW0IxctLvGgswDWh348JqBMuBmUi pHi0183XYOLlOK5LMrCk7RjngYk5XLViEtYyM8gy382OtyZ8/gn2L8/ThiJ1yJFI18mvBsqRT5P old7nzpGyj4oziK/5oe8fC+TM0PUDgvkrZ2M6wcRHK33oBvuIkwlAPIkvcJIoqL9qbP60RLvoSb 1yRl43nTtcbz9GZQhJghSKXMIh8csXpawBcumJtujOHTnnf4 X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-ORIG-GUID: IlZexs6e5jVhFa_0VYp4R0Zvd1dDIwwA X-Authority-Analysis: v=2.4 cv=ftfcZE4f c=1 sm=1 tr=0 ts=680be73e cx=c_pps a=UgVkIMxJMSkC9lv97toC5g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=EUspDBNiAAAA:8 a=fm35gGnZT3d3QFCnA_UA:9 a=QEXdDO2ut3YA:10 a=1HOtulTD9v-eNWfpl4qZ:22 X-Proofpoint-GUID: IlZexs6e5jVhFa_0VYp4R0Zvd1dDIwwA X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI1MDE0MSBTYWx0ZWRfX10i2d1O2EFOW 9QFIpocfv4iWc1LAHT4UjmbJaz6LCFQv7DxiZeXjkOVMFDc6K70cpfhGknIM8PKEu+7JIXE1bHo hMxrNfDOGZMbowCTVIWwW/Nt2+r7ER66o70p1Yhzpz8M71UKdmn5QoBWwrbMyJMLwiPCIW/s4KR FLpLs3C30o6bF3ktlroBphGYFo8whdMGeQn0CnjxjphEP17x+VE3elK69mJv1vyud+2RAbCEjzp kY9TQReKpAFrIumCTM7o8pUPAtWt8dnmGO4qeVDPWoLymtsW0Cv+/hnz/wXTYDYrBG9YWMpyS4Y ZzePHB+1ggmh1DriuhQtBAKC7N8ykm8HWPCoKDM2/MTcL1fcRXyZxcK1CPHGg0Mm1HnGX33mgyk u6+QKM0TwENAZUzx6jNhZniEreosxCdBnh0xvrft0z/6MkgUNB3vlzxCMqz/+Xf2+z9LQvcN X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-25_06,2025-04-24_02,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 mlxscore=0 suspectscore=0 mlxlogscore=741 lowpriorityscore=0 phishscore=0 malwarescore=0 impostorscore=0 adultscore=0 spamscore=0 clxscore=1015 priorityscore=1501 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504250141 In order to support more versatile configuration of the display pipes on SC8280XP, enable SmartDMA for this platform. Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h | 16 ++++++++----= ---- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h b/dri= vers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h index fcee1c3665f88a9defca4fec38dd76d56c97297e..923afc202f5195fa15bcfc1e141= fc44134c965e4 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h @@ -74,7 +74,7 @@ static const struct dpu_sspp_cfg sc8280xp_sspp[] =3D { { .name =3D "sspp_0", .id =3D SSPP_VIG0, .base =3D 0x4000, .len =3D 0x2ac, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_0, .xin_id =3D 0, .type =3D SSPP_TYPE_VIG, @@ -82,7 +82,7 @@ static const struct dpu_sspp_cfg sc8280xp_sspp[] =3D { }, { .name =3D "sspp_1", .id =3D SSPP_VIG1, .base =3D 0x6000, .len =3D 0x2ac, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_0, .xin_id =3D 4, .type =3D SSPP_TYPE_VIG, @@ -90,7 +90,7 @@ static const struct dpu_sspp_cfg sc8280xp_sspp[] =3D { }, { .name =3D "sspp_2", .id =3D SSPP_VIG2, .base =3D 0x8000, .len =3D 0x2ac, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_0, .xin_id =3D 8, .type =3D SSPP_TYPE_VIG, @@ -98,7 +98,7 @@ static const struct dpu_sspp_cfg sc8280xp_sspp[] =3D { }, { .name =3D "sspp_3", .id =3D SSPP_VIG3, .base =3D 0xa000, .len =3D 0x2ac, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_0, .xin_id =3D 12, .type =3D SSPP_TYPE_VIG, @@ -106,7 +106,7 @@ static const struct dpu_sspp_cfg sc8280xp_sspp[] =3D { }, { .name =3D "sspp_8", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x2ac, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, @@ -114,7 +114,7 @@ static const struct dpu_sspp_cfg sc8280xp_sspp[] =3D { }, { .name =3D "sspp_9", .id =3D SSPP_DMA1, .base =3D 0x26000, .len =3D 0x2ac, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 5, .type =3D SSPP_TYPE_DMA, @@ -122,7 +122,7 @@ static const struct dpu_sspp_cfg sc8280xp_sspp[] =3D { }, { .name =3D "sspp_10", .id =3D SSPP_DMA2, .base =3D 0x28000, .len =3D 0x2ac, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 9, .type =3D SSPP_TYPE_DMA, @@ -130,7 +130,7 @@ static const struct dpu_sspp_cfg sc8280xp_sspp[] =3D { }, { .name =3D "sspp_11", .id =3D SSPP_DMA3, .base =3D 0x2a000, .len =3D 0x2ac, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 13, .type =3D SSPP_TYPE_DMA, --=20 2.39.5 From nobody Mon Feb 9 08:49:31 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B0603225390 for ; Fri, 25 Apr 2025 19:49:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745610563; cv=none; b=n4x/SLOyJ6MKhkuDulbkuAMUILBpkp46X0lSu6paHkQXVUqVR7CLmN8IPFeOdrrXvppeNA14yKlmggEziaAwYXpE9yfBx1cJ1IdRTEBJdreKsEguc6mxet/ORcbPvDz9wJVWEdYrTq/vQVNEKTcnD2LWUPT62ubBGiFGB1eV56E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745610563; c=relaxed/simple; bh=FNmRnyT3eow0gzV4hp6sl5gj/DZ/zTj42D8dGvvjRGA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=gkgqiSLpXG7xNug/7j4o/lhUMCkCwLf8v6riRceIne2BWP3N/3JL+UDwbE91PPn+UnQX6jttdcsLt6sMz3LLP279oW73Jih6SUaFy4045mYLBl+xZzgU6Xn3wKS/Ex5VSDQ5+fVGVpvrY4MjJ5s/P316LSDZK8lFhw/ex+WOksw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=p6HDHb//; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="p6HDHb//" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53PGJqbH031939 for ; Fri, 25 Apr 2025 19:49:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= a9pjFcwbQ6d4uQNGXNPU6ossuRXldL+ieO315jgWQ6M=; b=p6HDHb//EDvbSBVq I/hqYpHGoi4XV16zcHF0dkOf8oBmrCR8aY4cuFu2lLzAxlTEwhR6JxKDmafxmyuU EhamlzLPBOxGa6/jVkUL3bTFUtL33R9CeeaEHF+jvw/uHLh2xkLoUEZiukONUNtx Vh4LOyPtY7mVIYaKCUZ2wEliV++DrgKRqcM10EJOAmdNvLtm20S57x4YtePIFAcq e9+/FzOhPMRuHZoSqvImQIgRo27qf7mMqTlDkoG5rrYes0X7AFv553+Ll/FqeGN5 2rCLWjoe4UZ15QDsFKMy20Q16cFjAlw2+f/iMwQE3916qHWTMSgCAGkTcWLPtPgZ WSS6RA== Received: from mail-qv1-f71.google.com (mail-qv1-f71.google.com [209.85.219.71]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jgya4gs-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 25 Apr 2025 19:49:20 +0000 (GMT) Received: by mail-qv1-f71.google.com with SMTP id 6a1803df08f44-6e8ffb630ffso41604766d6.1 for ; Fri, 25 Apr 2025 12:49:20 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745610559; x=1746215359; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=a9pjFcwbQ6d4uQNGXNPU6ossuRXldL+ieO315jgWQ6M=; b=S91TFyDavPJqiqAQb3+XQrBE91Yua3ryasAOBCwWeV/e/IH8nJL6kSHdv97c4MAR9b Nvv8aj2m9t18ytRls6RWOm/rhwNmoOC1/rbsDuCi+N0pJzQrM5q04nFi6ZOTJmB1q6e+ QwlCkE7N3uXlItRcLnlg2gUkZrWwC9+ZUCFYuk4myqINboFkFzN0m67R94qihazh3rKr f93Qud5UH0KTGt2FB8geIkO9ZNOyB1QrKrPwPI2tJVL9hAXVR2U63Atj4JbZ9XihiH0k nCEBBcXsN+u17UU55UJF9GR43XZvFa5eQlIMMZlUG96XMf8VzCgMOM+HzKoWOD7V80ST lhpw== X-Forwarded-Encrypted: i=1; AJvYcCWlbW/gTeOrwoVAPs6XJCV3vEkbJh4ucPsHK5glF1ECr1bgA6LMdLQlcHrakeAdGAoe0Ie0gmNeolJrxPY=@vger.kernel.org X-Gm-Message-State: AOJu0YycgxSeyIL93dVEIDJ/NVAchQIfTe5io5FOCFWhyrmr9AbnoB8g nrG+jNej6/aIBlQRul8l7NKi2yS/fftZqZt9XTEUU5zt59YuzA0ugQ+RGfPGBuC4Z0Icvml+CDE M2nZFZNSZBSq42XViLue5N2PyGI65poI6vpumCv2pBbkyKt4WOPhrZXJj+hwzY2bdJAywYCk= X-Gm-Gg: ASbGncsaxUS8w3WdNaG6Qa0pzPRgSwYBrCMy4Xc0mx10PiBL1B1/WeHyeFTwt3oZvhu 78GNUrZihYncz7vwM1HU7O3cl1zplPANViE6bJJvsIIEXSCrVx+mUACJZNpgmdyvjbXCiYyji5s BfIFi7YUIix2tYRGYtnJ6yrUYQuYasKyMxz28eU69QxFXXk5UZaic71dsk2oNTIi8LMZp7KkuAX erqsrkD5ePkumBvZSTskMRz895kAWqv8ObkcIRh1JkFdtG34/RYteJiI3WOXrbcaGH6oqgRyp0+ cAOJAoV9LwRRLhjYGVy8wU10PLNOQOUiLcvCQP0xlZhtfVTPUYeoVhToVJfBPGHO8c0gG4RPBLn RD5iatpwUf4ktclsdE3oxREcq X-Received: by 2002:a05:6214:29ca:b0:6f0:e2e1:50b4 with SMTP id 6a1803df08f44-6f4cba51be4mr69387706d6.35.1745610559118; Fri, 25 Apr 2025 12:49:19 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGqo8lIulG0dOvKsgER6OtZ+TgO9vrJCPId0DQSeGksp2OqiP+WfRkkD63nepXAm0dyxJWWzQ== X-Received: by 2002:a05:6214:29ca:b0:6f0:e2e1:50b4 with SMTP id 6a1803df08f44-6f4cba51be4mr69387276d6.35.1745610558751; Fri, 25 Apr 2025 12:49:18 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54e7cb258b7sm725313e87.22.2025.04.25.12.49.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Apr 2025 12:49:17 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 25 Apr 2025 22:49:11 +0300 Subject: [PATCH v2 4/5] drm/msm/dpu: enable SmartDMA on SM8550 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250425-dpu-rework-vig-masks-v2-4-c71900687d08@oss.qualcomm.com> References: <20250425-dpu-rework-vig-masks-v2-0-c71900687d08@oss.qualcomm.com> In-Reply-To: <20250425-dpu-rework-vig-masks-v2-0-c71900687d08@oss.qualcomm.com> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3076; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=FNmRnyT3eow0gzV4hp6sl5gj/DZ/zTj42D8dGvvjRGA=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBoC+c2Hv1ovnVDqdxrC5BedSPh5Ro8hHW5+EDoF 6IEpQ/48xqJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaAvnNgAKCRCLPIo+Aiko 1fJLB/9hTRaveuHQ+zTcJi8Ao6BwDCfle6A5QscWvAbkGLF/ddC9p3z0TCVyo6Y0IebU3Arkw5Y r+nBzqOPYjEsUzy4k17EESJhUKzSzv/cIStLZbD7NYtR8K/DJJ6DmMWql+aFY4mx6UWGtAYNHik rjojGqOrdI047199IGbvXrUBTwO8/jYq5+Nzk+f3rYcTD5S8mM7OojGoL7H1gDjBKY28/yZD7XH D7pf7G9/KyALtVxQ9uCNAiNlW5yJ7eJbR167DseFYlYuu+mzZFeYjiegdLRgqq8Xzd/s9GA0r1J u7EU7QPzjbch3uZocnb94uXstPIiWfhvs9h6hg6Aj1OCfETp X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI1MDE0MSBTYWx0ZWRfX44P7NNikWGPn ZuO+mAgs2ncdTEZsc8GDxZc35AW30c7G6DkuHvukFthxrv08ic+JdnE9LOab3ur4aqOR56KsaeR 7RIifRQbeMy7oRXfGfjilWdkdPr6cYylZ6Vm5DUbC19Z57+dO3u+5HlzcpKwlXmjp7Ftg82NnQm o8ftN6xqMKiCreRpkbGfQYJ7sl9ELGHGdnFlEBAcDpVf2WWIHbO76kInpMHDVGG4ibsJqmDsQua 5uwLfcagBRpGqgdaKhQ8Vwam3XzosvGJh0OiOjCnFaUVM7kzZs+IpRpLeLUEyLIsW0u3aQ/eTmN Tz0bVgTAlTeNrQRNL+zWsxhvx0A+N+2SgYoc2q/hj0fgMg+ZLISIMYHRq19h7L+y5sH+Mx9UEPW 3yH3Rhk8ahmkMXJb6qK1u7twW63zV2uL4qfazcOwu1mrcGZcy58B1W8Q5KtzcpsdOnPopSrl X-Proofpoint-GUID: -73FfwMuB_eDJHHjZsUJyZQOoSqI4rxg X-Proofpoint-ORIG-GUID: -73FfwMuB_eDJHHjZsUJyZQOoSqI4rxg X-Authority-Analysis: v=2.4 cv=M5VNKzws c=1 sm=1 tr=0 ts=680be740 cx=c_pps a=UgVkIMxJMSkC9lv97toC5g==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=EUspDBNiAAAA:8 a=kVj8X6nmCGut3nRlWRwA:9 a=QEXdDO2ut3YA:10 a=1HOtulTD9v-eNWfpl4qZ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-25_06,2025-04-24_02,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 lowpriorityscore=0 adultscore=0 spamscore=0 priorityscore=1501 mlxscore=0 mlxlogscore=819 malwarescore=0 impostorscore=0 clxscore=1015 suspectscore=0 phishscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504250141 In order to support more versatile configuration of the display pipes on SM8550, enable SmartDMA for this platform. Signed-off-by: Dmitry Baryshkov --- .../gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h | 20 ++++++++++------= ---- 1 file changed, 10 insertions(+), 10 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h index 24f988465bf6ba8e3d3d2691534f0981f222fa27..1a156d2b714ffa6c16b2ae33170= 4c1274dc0bbfa 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h @@ -66,70 +66,70 @@ static const struct dpu_sspp_cfg sm8550_sspp[] =3D { { .name =3D "sspp_0", .id =3D SSPP_VIG0, .base =3D 0x4000, .len =3D 0x344, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_2, .xin_id =3D 0, .type =3D SSPP_TYPE_VIG, }, { .name =3D "sspp_1", .id =3D SSPP_VIG1, .base =3D 0x6000, .len =3D 0x344, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_2, .xin_id =3D 4, .type =3D SSPP_TYPE_VIG, }, { .name =3D "sspp_2", .id =3D SSPP_VIG2, .base =3D 0x8000, .len =3D 0x344, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_2, .xin_id =3D 8, .type =3D SSPP_TYPE_VIG, }, { .name =3D "sspp_3", .id =3D SSPP_VIG3, .base =3D 0xa000, .len =3D 0x344, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_2, .xin_id =3D 12, .type =3D SSPP_TYPE_VIG, }, { .name =3D "sspp_8", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x344, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, }, { .name =3D "sspp_9", .id =3D SSPP_DMA1, .base =3D 0x26000, .len =3D 0x344, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 5, .type =3D SSPP_TYPE_DMA, }, { .name =3D "sspp_10", .id =3D SSPP_DMA2, .base =3D 0x28000, .len =3D 0x344, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 9, .type =3D SSPP_TYPE_DMA, }, { .name =3D "sspp_11", .id =3D SSPP_DMA3, .base =3D 0x2a000, .len =3D 0x344, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 13, .type =3D SSPP_TYPE_DMA, }, { .name =3D "sspp_12", .id =3D SSPP_DMA4, .base =3D 0x2c000, .len =3D 0x344, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 14, .type =3D SSPP_TYPE_DMA, }, { .name =3D "sspp_13", .id =3D SSPP_DMA5, .base =3D 0x2e000, .len =3D 0x344, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 15, .type =3D SSPP_TYPE_DMA, --=20 2.39.5 From nobody Mon Feb 9 08:49:31 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CE2D221F0E for ; Fri, 25 Apr 2025 19:49:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745610565; cv=none; b=XV2uXgnG/kZ+RABdb17j3z6bOfZLezwN2HI2JOGzceUCvb4T9hcmVU/PFZ14WfRrhhyuJTFmZHRlnxXyNYyVYpVS1s9+nEoJvLRQdyzfQXrIdp0jnLWfn6sKI5T6YL3SahnmkgbbsfRE3YnjONXYBg6CjGlGJ+mCxtgTAHZAvd8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745610565; c=relaxed/simple; bh=1loLluJcFaY5xVnH/p98zVeeY8liQ4RALe2o40wjB4Q=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=nt5BXbdvvhZQXft5CWppvJidVy3aNT8KLXKkZztuvJkQUBUM/5LhnhZMT+aX5EwM9uDIDzfle3WwPNVm/5UaObcTnglE1sYsuRuMcdgimvchhxtxY3AWzOtBJWW6ynpX7qgQXE5EY6DGQIzQXAH6nYGzBceu9jb1j/8Z5mx++N4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=KYZXhBcP; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="KYZXhBcP" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53PGK1qR032096 for ; Fri, 25 Apr 2025 19:49:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 5a4Tu/1E9y/AMugtDgzJWORXKDUHZrIzgXNk4yTd8xA=; b=KYZXhBcPqgXRzCMH lTbOySjfrUBCxuiIu808dMdXl1Df4L6Tg/aNdpNJ39n0Ig0bnbdTFaG0qLrppN9a zQnAtGG0zn5qdu1LTpMxBFzyAjd7K8tZzf/n6LjXDVgOnqjyGMb8e65rlb7MBgCV 6r9e+ZtAxfni51DhEKPe5GGCrkMkfIG9x1k/EzVxIx1+0z4YkHo3JQjhcLyE8xLX 3pphdawxnWiNa5QRGryTX70cnnjka9tiORSk0QhA8PDugDHBa2QK5Pa0v38yzLqv /cpnRVbMmXjuA48gU6BaLi2JNPI0JOI26bx8KYf75edmoTA5XAUn+iVfNJZUJ+Sz BWWAKg== Received: from mail-qk1-f199.google.com (mail-qk1-f199.google.com [209.85.222.199]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jgya4gu-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Fri, 25 Apr 2025 19:49:21 +0000 (GMT) Received: by mail-qk1-f199.google.com with SMTP id af79cd13be357-7c7c30d8986so736885685a.2 for ; Fri, 25 Apr 2025 12:49:21 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745610561; x=1746215361; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=5a4Tu/1E9y/AMugtDgzJWORXKDUHZrIzgXNk4yTd8xA=; b=CM3EFcPJzFS9qEy68f5Z2Jgo/yfZbViF/FI/7mjUar0W2sLMEKo88krnJXGn7XD0+C ziuwfZBHhxzaXDBDiF3RPDtSWJpKtecS9KUhKaqExGp0zh7bfIZ2MKkTQZeNT5EkG7cE j2LQFBXiUuDGWkF95yKb26atKyuOo47636cuiretgb/aPsgfdbrL3IemsNrTgwXn12bq xxlbzw1EnhqTK3mYZRrrRymsD1yjWwd1ZFfDAm+YmUxMiGUQl73eFc8KMwBcIwLzv0xV FSCEQ74ycxvOLi3/NTIX8eVKeIsbUetTaIY0yE/JzSk8PrC71hwogAuSYpR2RcwK3GvW coiQ== X-Forwarded-Encrypted: i=1; AJvYcCWGikfjiASP5x55sb984uzxyDZVNZtCDdC7YFhMGG59MjoPcwcn91+NxOGf5xoqI70PJqtLwMwCtX6ML7A=@vger.kernel.org X-Gm-Message-State: AOJu0YyXyguqE/Uqf8ojGKNERykGF8n2TZqfxC8/0yPuzUt8nQlU6ZEX yvIgDVqdTHGgxoVHqqvjkfOmy/QOPfFahWPZ2pf7uWOm0wYFEmT4J94ddl1KC/8g92J0FN97DaB kffuPUXytcPGGLPFXnP7Knzl1dcKcnQuv72BIJJgseEXzUpIMLTu8+ROyBbVDK10= X-Gm-Gg: ASbGncsinXWaI8hkF4ae3f++bu6dy5/Tq7XYzFpPWKG68LQvP9f5M8hZ/LvweheTCmx EEHI1WQ+0AQl1AjIIEjXUDOLx1uACuUjqFu6zdQ6X+HMHhfIwgSXQelELvCpZ8WSJ4ejinrx9iy zd3vcTaiTpu2NbO7Ilwhc7h5/2qlHhqBnkxa+ijI7Y/Bqa7eXPhFjNWbXlYeikoOKOkr77jkIKj OT/8ZSY9qUezmMm4HYKvVTWRpqB8/IpblY2iHyAxJ9UHLJfA7A18lDzmLYZMQ5mD1UDAb71dk0Y ogIrKePwt0u5xWWAVE9hEd0dR3aOtGMDy7PhsNa8e46WG8Z9/ctx73F8OAHkg4B0R9d10ejgr9Z DmqK4wN6IGT6VacNIEzRFATkt X-Received: by 2002:a05:620a:25c8:b0:7c5:4c6d:7fa5 with SMTP id af79cd13be357-7c9668cd867mr122695985a.48.1745610560942; Fri, 25 Apr 2025 12:49:20 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEg49BORTw1YQtPiSWF9NWVVu6nzuLs4mUwjo+GPlaRuPFDmc9+JjXZEsEP3ZQTI6hbyUQGyQ== X-Received: by 2002:a05:620a:25c8:b0:7c5:4c6d:7fa5 with SMTP id af79cd13be357-7c9668cd867mr122691885a.48.1745610560546; Fri, 25 Apr 2025 12:49:20 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54e7cb258b7sm725313e87.22.2025.04.25.12.49.18 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Apr 2025 12:49:19 -0700 (PDT) From: Dmitry Baryshkov Date: Fri, 25 Apr 2025 22:49:12 +0300 Subject: [PATCH v2 5/5] drm/msm/dpu: rename non-SmartDMA feature masks to be more explicit Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250425-dpu-rework-vig-masks-v2-5-c71900687d08@oss.qualcomm.com> References: <20250425-dpu-rework-vig-masks-v2-0-c71900687d08@oss.qualcomm.com> In-Reply-To: <20250425-dpu-rework-vig-masks-v2-0-c71900687d08@oss.qualcomm.com> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=11698; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=XRKi7EgQ00ItUBDoE7NN0/mscfyycbJkF95BVyCbUY4=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBoC+c23+YZAWFYcxsNyRRupsFgfhvnpHKZ3LWVF PcxzyPdchOJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCaAvnNgAKCRCLPIo+Aiko 1QfEB/9AwqMgymHujrhYs7naYVouGOqaMUQlAZIE2NnknohMUA/eD44VNxQUWVVFtZ/rfFCj2Wr OEXaNeyAJi8ghLIuVufs29OfZyxo4kwi3dMN0QFnJcKI4EuIA+A14melFYLcNDb7N5d12zmm1oQ cx5HoX/ahnK8YyBTojD3A+CWVuzMBPQ3O00UpfbgjYhjkPeI+g1fNTnmnL3Tp104UJE7ZrszGEy EuxYBi5X+c5o4S/YNUTb4KwYkMLyyD1GRXGyBm+ZMxU1DDDuout79hwA4srYYPLKW4l2eqelYkT i62jutuYh2OR6INXGg7rcWtUX/s8EqLsp+t4AwNkBRhkuX4D X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI1MDE0MSBTYWx0ZWRfXydcfWMgMN0a/ Cg7Cwxq9bfole/5rxr8mA7RTo0rgjyc/1slBu9vC8VVyhvtsnY9U3pnyz7Q+72NbDpm5yjPyV+T H/5KRc86DQp4ZBv6xWJOKebqrL7i2B09Tt5vus/tJPuf9gd13Iih9+8kB4LCRg8eDcNBrwBnRDB wdjyo2uVDpUpPDt/HadrENHYQsBVXqx3A9Wa8TblRxVkTW8Wrk7rk2+GvtD1Cfl/2ehQznPy404 zRCCXY7t3IAg0sdbHkDfLdZ9EVYYEONgtkj6i8ZarZhwxWyOpRP37b2hXyHYRKoK7kw74bh+7BX 6Rkru9FxeLYwi5022zHYw+okEaqtoBlH/PWLdlJk2IWie3dSP3qqYMWdqbl4tHA80IBDyz1JuNl sr7k/2NVS00NHN94g6IfMbzmwY/oNStOkxD/t0hs2nyWJRv3AuXuzn/yXy9Yj61xKgTeCkMk X-Proofpoint-GUID: UyGC9GWhiuj1OtckWFWPQlrFtjw-2Xep X-Proofpoint-ORIG-GUID: UyGC9GWhiuj1OtckWFWPQlrFtjw-2Xep X-Authority-Analysis: v=2.4 cv=M5VNKzws c=1 sm=1 tr=0 ts=680be741 cx=c_pps a=HLyN3IcIa5EE8TELMZ618Q==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=KKAkSRfTAAAA:8 a=a0m6xc9GvvHJpfDRXh8A:9 a=QEXdDO2ut3YA:10 a=bTQJ7kPSJx9SKPbeHEYW:22 a=cvBusfyB2V15izCimMoJ:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.736,FMLib:17.12.80.40 definitions=2025-04-25_06,2025-04-24_02,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 lowpriorityscore=0 adultscore=0 spamscore=0 priorityscore=1501 mlxscore=0 mlxlogscore=611 malwarescore=0 impostorscore=0 clxscore=1015 suspectscore=0 phishscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504250141 From: Dmitry Baryshkov It is easy to skip or ignore the fact that the default SSPP feature masks for SDM845+ don't include the SmartDMA bit (both during development and during the review stage). Rename SSPP feature masks to make it more explicit that using non-SmartDMA masks should not be an exception rather than the rule. Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h | 10 +++++----- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h | 6 +++--- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h | 8 ++++---- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h | 4 ++-- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h | 8 ++++---- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h | 2 +- drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h | 4 ++-- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 16 ++++++++-----= --- 8 files changed, 29 insertions(+), 29 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h index 83db11339b29dc6e11010bfc73f112f93cf6f7c6..9e3e0ab8f3ce9d63b00a5f5c590= 429a53bd36d63 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h @@ -72,7 +72,7 @@ static const struct dpu_sspp_cfg sm7150_sspp[] =3D { { .name =3D "sspp_0", .id =3D SSPP_VIG0, .base =3D 0x4000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_2_4, .xin_id =3D 0, .type =3D SSPP_TYPE_VIG, @@ -80,7 +80,7 @@ static const struct dpu_sspp_cfg sm7150_sspp[] =3D { }, { .name =3D "sspp_1", .id =3D SSPP_VIG1, .base =3D 0x6000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_2_4, .xin_id =3D 4, .type =3D SSPP_TYPE_VIG, @@ -88,7 +88,7 @@ static const struct dpu_sspp_cfg sm7150_sspp[] =3D { }, { .name =3D "sspp_2", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x1f0, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, @@ -96,7 +96,7 @@ static const struct dpu_sspp_cfg sm7150_sspp[] =3D { }, { .name =3D "sspp_9", .id =3D SSPP_DMA1, .base =3D 0x26000, .len =3D 0x1f0, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 5, .type =3D SSPP_TYPE_DMA, @@ -104,7 +104,7 @@ static const struct dpu_sspp_cfg sm7150_sspp[] =3D { }, { .name =3D "sspp_10", .id =3D SSPP_DMA2, .base =3D 0x28000, .len =3D 0x1f0, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 9, .type =3D SSPP_TYPE_DMA, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h index d3d3a34d0b45de08a33436f46a197cc836cf2629..fcfb3774f7a18d8e01546a3ac72= aa29f7b750443 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h @@ -69,7 +69,7 @@ static const struct dpu_sspp_cfg sm6125_sspp[] =3D { { .name =3D "sspp_0", .id =3D SSPP_VIG0, .base =3D 0x4000, .len =3D 0x1f0, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_2_4, .xin_id =3D 0, .type =3D SSPP_TYPE_VIG, @@ -77,7 +77,7 @@ static const struct dpu_sspp_cfg sm6125_sspp[] =3D { }, { .name =3D "sspp_8", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x1f0, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, @@ -85,7 +85,7 @@ static const struct dpu_sspp_cfg sm6125_sspp[] =3D { }, { .name =3D "sspp_9", .id =3D SSPP_DMA1, .base =3D 0x26000, .len =3D 0x1f0, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 5, .type =3D SSPP_TYPE_DMA, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h index 040c94c0bb66ef5aaab2808f6f5ee04dd53e2540..842fcc5887fef15789fbc686fe2= 156b6b509b45c 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h @@ -51,7 +51,7 @@ static const struct dpu_sspp_cfg sc7180_sspp[] =3D { { .name =3D "sspp_0", .id =3D SSPP_VIG0, .base =3D 0x4000, .len =3D 0x1f8, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_0, .xin_id =3D 0, .type =3D SSPP_TYPE_VIG, @@ -59,7 +59,7 @@ static const struct dpu_sspp_cfg sc7180_sspp[] =3D { }, { .name =3D "sspp_8", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x1f8, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, @@ -67,7 +67,7 @@ static const struct dpu_sspp_cfg sc7180_sspp[] =3D { }, { .name =3D "sspp_9", .id =3D SSPP_DMA1, .base =3D 0x26000, .len =3D 0x1f8, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 5, .type =3D SSPP_TYPE_DMA, @@ -75,7 +75,7 @@ static const struct dpu_sspp_cfg sc7180_sspp[] =3D { }, { .name =3D "sspp_10", .id =3D SSPP_DMA2, .base =3D 0x28000, .len =3D 0x1f8, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 9, .type =3D SSPP_TYPE_DMA, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h index 43f64a005f5a89e09ee9506a12cfff781530cb80..c5fd89dd7c89046bdbf1b1bf223= aac2e3c4c0b26 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h @@ -38,7 +38,7 @@ static const struct dpu_sspp_cfg sm6115_sspp[] =3D { { .name =3D "sspp_0", .id =3D SSPP_VIG0, .base =3D 0x4000, .len =3D 0x1f8, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_0, .xin_id =3D 0, .type =3D SSPP_TYPE_VIG, @@ -46,7 +46,7 @@ static const struct dpu_sspp_cfg sm6115_sspp[] =3D { }, { .name =3D "sspp_8", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x1f8, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h index 397278ba999b24722b116e73b008b2d0aec5fcb5..a234bb289d247d065b336564fae= a8dc35b00def9 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h @@ -59,7 +59,7 @@ static const struct dpu_sspp_cfg sm6350_sspp[] =3D { { .name =3D "sspp_0", .id =3D SSPP_VIG0, .base =3D 0x4000, .len =3D 0x1f8, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_0, .xin_id =3D 0, .type =3D SSPP_TYPE_VIG, @@ -67,7 +67,7 @@ static const struct dpu_sspp_cfg sm6350_sspp[] =3D { }, { .name =3D "sspp_8", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x1f8, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, @@ -75,7 +75,7 @@ static const struct dpu_sspp_cfg sm6350_sspp[] =3D { }, { .name =3D "sspp_9", .id =3D SSPP_DMA1, .base =3D 0x26000, .len =3D 0x1f8, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 5, .type =3D SSPP_TYPE_DMA, @@ -83,7 +83,7 @@ static const struct dpu_sspp_cfg sm6350_sspp[] =3D { }, { .name =3D "sspp_10", .id =3D SSPP_DMA2, .base =3D 0x28000, .len =3D 0x1f8, - .features =3D DMA_CURSOR_SDM845_MASK, + .features =3D DMA_CURSOR_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 9, .type =3D SSPP_TYPE_DMA, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h b/driv= ers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h index 3cbb2fe8aba24c7b9db6bb61ff4c48f34db48bf4..53f3be28f6f61bb7e3f519b0efa= 4cb2f68d38810 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h @@ -46,7 +46,7 @@ static const struct dpu_sspp_cfg qcm2290_sspp[] =3D { }, { .name =3D "sspp_8", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x1f8, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, diff --git a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h b/drive= rs/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h index a06c8634d2d7779f7e867fb821f8d332652ba7e9..3a3bc8e429be0ba86185741b6b2= 7d8a62489779f 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h +++ b/drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h @@ -39,7 +39,7 @@ static const struct dpu_sspp_cfg sm6375_sspp[] =3D { { .name =3D "sspp_0", .id =3D SSPP_VIG0, .base =3D 0x4000, .len =3D 0x1f8, - .features =3D VIG_SDM845_MASK, + .features =3D VIG_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_vig_sblk_qseed3_3_0, .xin_id =3D 0, .type =3D SSPP_TYPE_VIG, @@ -47,7 +47,7 @@ static const struct dpu_sspp_cfg sm6375_sspp[] =3D { }, { .name =3D "sspp_8", .id =3D SSPP_DMA0, .base =3D 0x24000, .len =3D 0x1f8, - .features =3D DMA_SDM845_MASK, + .features =3D DMA_SDM845_MASK_NO_SDMA, .sblk =3D &dpu_dma_sblk, .xin_id =3D 1, .type =3D SSPP_TYPE_DMA, diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.c index 64265ca4656a04d8c5a1d9582d7124c7eb897099..323b0db1f32b4057999f5f9ffcc= 557c68b0e807a 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c @@ -34,11 +34,11 @@ #define VIG_MSM8998_MASK \ (VIG_MASK | BIT(DPU_SSPP_SCALER_QSEED3_COMPATIBLE)) =20 -#define VIG_SDM845_MASK \ +#define VIG_SDM845_MASK_NO_SDMA \ (VIG_MASK | BIT(DPU_SSPP_QOS_8LVL) | BIT(DPU_SSPP_SCALER_QSEED3_COMPATIBL= E)) =20 #define VIG_SDM845_MASK_SDMA \ - (VIG_SDM845_MASK | BIT(DPU_SSPP_SMART_DMA_V2)) + (VIG_SDM845_MASK_NO_SDMA | BIT(DPU_SSPP_SMART_DMA_V2)) =20 #define VIG_QCM2290_MASK (VIG_BASE_MASK | BIT(DPU_SSPP_QOS_8LVL)) =20 @@ -54,24 +54,24 @@ BIT(DPU_SSPP_CDP) | BIT(DPU_SSPP_EXCL_RECT)) =20 #define VIG_SC7280_MASK \ - (VIG_SDM845_MASK | BIT(DPU_SSPP_INLINE_ROTATION)) + (VIG_SDM845_MASK_NO_SDMA | BIT(DPU_SSPP_INLINE_ROTATION)) =20 #define VIG_SC7280_MASK_SDMA \ (VIG_SC7280_MASK | BIT(DPU_SSPP_SMART_DMA_V2)) =20 -#define DMA_SDM845_MASK \ +#define DMA_SDM845_MASK_NO_SDMA \ (BIT(DPU_SSPP_QOS) | BIT(DPU_SSPP_QOS_8LVL) |\ BIT(DPU_SSPP_TS_PREFILL) | BIT(DPU_SSPP_TS_PREFILL_REC1) |\ BIT(DPU_SSPP_CDP) | BIT(DPU_SSPP_EXCL_RECT)) =20 -#define DMA_CURSOR_SDM845_MASK \ - (DMA_SDM845_MASK | BIT(DPU_SSPP_CURSOR)) +#define DMA_CURSOR_SDM845_MASK_NO_SDMA \ + (DMA_SDM845_MASK_NO_SDMA | BIT(DPU_SSPP_CURSOR)) =20 #define DMA_SDM845_MASK_SDMA \ - (DMA_SDM845_MASK | BIT(DPU_SSPP_SMART_DMA_V2)) + (DMA_SDM845_MASK_NO_SDMA | BIT(DPU_SSPP_SMART_DMA_V2)) =20 #define DMA_CURSOR_SDM845_MASK_SDMA \ - (DMA_CURSOR_SDM845_MASK | BIT(DPU_SSPP_SMART_DMA_V2)) + (DMA_CURSOR_SDM845_MASK_NO_SDMA | BIT(DPU_SSPP_SMART_DMA_V2)) =20 #define DMA_CURSOR_MSM8996_MASK \ (DMA_MSM8996_MASK | BIT(DPU_SSPP_CURSOR)) --=20 2.39.5