From nobody Sat Feb 7 22:21:23 2026 Received: from mail-pl1-f174.google.com (mail-pl1-f174.google.com [209.85.214.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C7AD220FA81; Thu, 24 Apr 2025 08:30:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745483417; cv=none; b=c6OyEl6trxexkxW+ew3choCfphz97N3JWM7g7Ebrn64ds3fbFUgDwxAJtrZ4FHi7UpTxEQyG7oL7TAfJsQW+K5UH0X+l0P0JB1Z9/n0FFJ7rZkj4ltgFgjBFJ1tdeZJ+/oN3/MehCBHkXZGorgLegpTvUrGH+yqfaF4xgispw3I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745483417; c=relaxed/simple; bh=+BoV+7aVSiLbb40uYq252W/Ucu/b+RTrY6Cz9MymMYE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=gnDOhe5TkxTupGNqFQ/pX/8GTlsKQpIspA7nlR6G81HZ9xEWnJLGBijPp5HdgIHv8Hfd8NwkYR0d9jZYQCWxH/RXPA9xUszB1PmyLqrx7C2d7nxiu7g2jsEhepAIG36hrOQly0z3X9QvVnWi6vqqlbX5CHCmw81q51nCUhR+KPA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ODkzOIWi; arc=none smtp.client-ip=209.85.214.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ODkzOIWi" Received: by mail-pl1-f174.google.com with SMTP id d9443c01a7336-22438c356c8so7535705ad.1; Thu, 24 Apr 2025 01:30:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1745483415; x=1746088215; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gx+cx9RMqSy9Wmfi3jcZ+uRLokQR1sSxKDlFIB41LHs=; b=ODkzOIWi5YmdMpfHmLH5C2e2hlt/q2fBNzhDFgDk7Lno+SU4EEMMy7I5PuEe3IcNvZ RzT4jM/HdxJ38VMrv8gqrRJPpnVxlczzkSvG5tNnYkXgxzTFBBVVGrdQFIW2wcVDwngF HNEfsL6awSy4nXxlmlDEl11AyK3wlNeOh2Q9B2pc81gTYyUk9Q3P4cd7q6fv8FLM8/mS R0jMKVWvUeWiWdR5hvzAifaYqqOuWxTvPIod4KthlqHizIrRGVboAoMM8P9VKbiNJwNj XlOTS1otyj5xbjTLdk1oCyxNuSej7mWYREQf/d1AxCu2GY9CZLjWmLeo2tMgq/3V6d4e cKLg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745483415; x=1746088215; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gx+cx9RMqSy9Wmfi3jcZ+uRLokQR1sSxKDlFIB41LHs=; b=AvUsOhOjgUtulQwymAlYWHIDvlRJ7FzdlsH2WZYrUHPIzkZYI1qnJob3GRKKTjnF1T xRGoqK231FeEc+lcE6ADP5Hq+FuCdTT+LCMgR4rTIkyHk72wWHnCCO4Wi3DnirmrZrGa xPz1ufWgM09a09qdCxmDpQDN4/RSeaW1KcgrvuRffZYKxNkEcD/D6K3zHkjT9pxcpZtP HKKrBrmU18kh4lZ7umFoeqnvJ87NZpsdf4+pNsRwuDRAgA34/zR5eL9wh+jYIntx/zPc ucNfHcD30phhkwEnxqZ1xbtnXckU7x0ZgS6ykyED3kUoDZOQQ8P0j24zijpj327zN0y3 PEKw== X-Forwarded-Encrypted: i=1; AJvYcCULeX6C6Hhd3ZQrJGtJ+Dd8W2uhD8xt6kNjVHfl3LnyCtRXECCsA1R/+SGuLOVHkEbp1ctF3xHaa4ggng6w@vger.kernel.org, AJvYcCVfzQD3sSt8UFXbNswPI3TAQzyiqu/u67+dNhTmHdortVOwnh1/gcRGjj70rO2WSHwjijIC1TgQY+Qm@vger.kernel.org X-Gm-Message-State: AOJu0YyYXvwKnUE9pq+6dupAQLnulNC2uPqRgDDHroNytl5zZ+ibXbIr 1zuqBOAO1TiAndJtFzWL6J5gbh3wjuwbjExvoKzlhI1PP29LIEUs X-Gm-Gg: ASbGnct/TEcKxXmHALmfiaTJuaFK7yzN1roDJ7pzILQv9muJ5qOITnQnmdnmWlptnSx sHoK99pcL4wT2wXBPbr3rNp2n7nLlU29GFtmxwOj5no4o0DExfbdL8Hm/YV2U6RUkd8pvAHJP1n /uD2m3nJSxwIMjjJvDBfzOR/JCMnLtQYVENSitpEtRRToxRq4tIFsf3c0U5QbgZ7zKMTaE8dWrf IOi66+lgnHMvpRLT7sL7iWacVITSKzK1kHI8qvYCYpVVEPnJ+xs93Tn4ylxWbGbX5/1KVoMc1rk IHIfrNgQnVx03MRCzPfjfgdyinPaqBgsHP2Fkp3rMnzukca/JLcYnf88aKO5MzqpFAeUETeN X-Google-Smtp-Source: AGHT+IHEA8tmej4ajXd/txejjcoCFCtVWQOrdw/ku3XVC0PQcp584DwNV5t+EqZWLNWLo7pXm/6bfQ== X-Received: by 2002:a17:902:da88:b0:220:d257:cdbd with SMTP id d9443c01a7336-22db3ddc045mr25262155ad.48.1745483414924; Thu, 24 Apr 2025 01:30:14 -0700 (PDT) Received: from openbmc.. (211-23-34-211.hinet-ip.hinet.net. [211.23.34.211]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-22db5221600sm7525505ad.213.2025.04.24.01.30.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Apr 2025 01:30:14 -0700 (PDT) From: Eason Yang To: jic23@kernel.org, lars@metafoo.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com, javier.carrasco.cruz@gmail.com, gstols@baylibre.com, olivier.moysan@foss.st.com, alisadariana@gmail.com, tgamblin@baylibre.com, antoniu.miclaus@analog.com, eblanc@baylibre.com, andriy.shevchenko@linux.intel.com, joao.goncalves@toradex.com, ramona.gradinariu@analog.com, marcelo.schmitt@analog.com, matteomartelli3@gmail.com, chanh@os.amperecomputing.com, KWLIU@nuvoton.com, yhyang2@nuvoton.com Cc: linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Eason Yang Subject: [PATCH v7 1/2] dt-bindings: iio: adc: add NCT7201 ADCs Date: Thu, 24 Apr 2025 16:29:59 +0800 Message-Id: <20250424083000.908113-2-j2anfernee@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250424083000.908113-1-j2anfernee@gmail.com> References: <20250424083000.908113-1-j2anfernee@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a binding specification for the Nuvoton NCT7201/NCT7202 up to 12-bit ADCs with I2C interface. Signed-off-by: Eason Yang Reviewed-by: Krzysztof Kozlowski --- .../bindings/iio/adc/nuvoton,nct7201.yaml | 70 +++++++++++++++++++ MAINTAINERS | 6 ++ 2 files changed, 76 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/nuvoton,nct72= 01.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/nuvoton,nct7201.yaml= b/Documentation/devicetree/bindings/iio/adc/nuvoton,nct7201.yaml new file mode 100644 index 000000000000..8ce7d415d956 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/nuvoton,nct7201.yaml @@ -0,0 +1,70 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/nuvoton,nct7201.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Nuvoton nct7201 and similar ADCs + +maintainers: + - Eason Yang + +description: | + The NCT7201/NCT7202 is a Nuvoton Hardware Monitor IC, contains up to 12 + voltage monitoring channels, with SMBus interface, and up to 4 sets SMBus + address selection by ADDR connection. It also provides ALERT# signal for + event notification and reset input RSTIN# to recover it from a fault + condition. + + NCT7201 contains 8 voltage monitor inputs (VIN1~VIN8). + NCT7202 contains 12 voltage monitor inputs (VIN1~VIN12). + +properties: + compatible: + enum: + - nuvoton,nct7201 + - nuvoton,nct7202 + + reg: + maxItems: 1 + + vdd-supply: + description: + A 3.3V to supply that powers the chip. + + vref-supply: + description: + The regulator supply for the ADC reference voltage. + + interrupts: + maxItems: 1 + + reset-gpios: + maxItems: 1 + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + #include + #include + + i2c { + #address-cells =3D <1>; + #size-cells =3D <0>; + + adc@1d { + compatible =3D "nuvoton,nct7202"; + reg =3D <0x1d>; + vdd-supply =3D <&vdd>; + vref-supply =3D <&vref>; + interrupt-parent =3D <&gpio3>; + interrupts =3D <30 IRQ_TYPE_LEVEL_LOW>; + reset-gpios =3D <&gpio3 28 GPIO_ACTIVE_LOW>; + }; + }; +... diff --git a/MAINTAINERS b/MAINTAINERS index fa1e04e87d1d..f599cfc18075 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -17358,6 +17358,12 @@ F: drivers/nubus/ F: include/linux/nubus.h F: include/uapi/linux/nubus.h =20 +NUVOTON NCT7201 IIO DRIVER +M: Eason Yang +L: linux-iio@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/iio/adc/nuvoton,nct7201.yaml + NVIDIA (rivafb and nvidiafb) FRAMEBUFFER DRIVER M: Antonino Daplas L: linux-fbdev@vger.kernel.org --=20 2.34.1 From nobody Sat Feb 7 22:21:23 2026 Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 876E4214A6F; Thu, 24 Apr 2025 08:30:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745483422; cv=none; b=ZDwNckEzLxDittltJ38fDjQki85Ah0OGudQELvQLIFZY4IU9tYQsOOB1csgO7xiCnQffrEPIjl8fEEEe0rnb2wCJ52lc5J6mrlxKqrHLZ1FeEvOWMyEAv9xQgfle0wbVjinMcwGxfxMdWa6kQ0F0Kq6NsFULZvtr5w1In7ncIdA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745483422; c=relaxed/simple; bh=fg15kNR2zMHJ1VKpU0iIscto/H+8FDpHBWh/xwoPtdM=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=biapO6+Luz/Q2iVB+rYIkp/4WreOAQZDc8G52fwzq3KqkpB3LJIDIBp1BblgpmuTOhpTV22sTMLX2il/0Qnj/L3+TV3ljIudjRTKoRA5KKAaYqonLMj/fG7J1vQmO8RZyKu0p8dwFdOP+agOTFKx5UCZEI87hEpEZ4szBlZa3aU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=MdXyg157; arc=none smtp.client-ip=209.85.214.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="MdXyg157" Received: by mail-pl1-f170.google.com with SMTP id d9443c01a7336-2255003f4c6so7603805ad.0; Thu, 24 Apr 2025 01:30:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1745483420; x=1746088220; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HSkPwhgYnI24TKYDTlPQZ2Y56ELjSLgHB493p3r/u0M=; b=MdXyg157PvxjdWePDF3/bLe2VmhEV7OCzNerjVoxH5I4WkAkxAhXP8j2ugAJXGizCD xNxOLtFhlb1S8JXxpMWa3Rmv/OwzDYukRcR4+zbGCBwoJXeLirQSmcGMwO/E6Pq+efFf ezcB/saGO2xDayx8jANSG03LixckGWW9/yBTrzkvCGML1nmtuZrT7OSdJaieagA3aPwW SekNh6m/K6OK5R1BKKyW7kCL/SBvL+G/Cv3Ri+hvCFO5GErJHcFyIZ2V7DpRlhv2ZA61 QCqPxEXCX48kl0bVLQ8tX1nSgOjsFUV7WrZTPE1aaBB3fuuDCvZGe2sJZc9KRjj/jNhA P5wA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745483420; x=1746088220; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HSkPwhgYnI24TKYDTlPQZ2Y56ELjSLgHB493p3r/u0M=; b=X+zuzH/Tirj7Xhs+cLc24SmKuQM1ycUIfQg1rob7+lPSftgD8+UZcXO8nasJxeoImX gr4BzzVLIwR9ianwfDOzVtfjPdJOyyUDx1SGHpxel7NDo4Q8p/FKqNaRncLFlya0eHrp WPiGrK0E5E9PPIPfBRzPsI0rw1AcF7cOxEN8loyV8+akNzWY0/7lHSlomCv9k4Bn5uDx gpxIZIKtxDwRkmgM2Akg/0i/cf1+WJSQa7n3omME+OVPLqe5GIBoyH2pspIb9TKxN403 hnCHhXxbIT34xV6gfCV1OH0NdStRjD+yw1MsGUZvTk9SM45pV5PLxUi48dT3S5d+mqBP ALhw== X-Forwarded-Encrypted: i=1; AJvYcCU2/8z9wg1+P9j0GDdRbLMGJCq9QUfG7g6kSv+a28i4h+vcx4WgAnjbYCcDfT+hfVpXJ8dycGDdJPfG2QrG@vger.kernel.org, AJvYcCWO4jBZuGSTnBBVGp6ZMn5bKgFLOe/t2hIiaSJOGM3iLfiyl5iDSt/3Gb53/D+7ZSU61EazadD41IOt@vger.kernel.org X-Gm-Message-State: AOJu0YwSTdC5no5LrM9b24py8Dm8ADXPLUvzbhQYh6P+YJMDPORPhTOx PZHwj2qdyPi4qfwdRo3d80SozI7vWfpGt91qVn/69BnOStTt3SLf X-Gm-Gg: ASbGncv47HmeEY7riDSQ/ZcUShm/qZU0qSt1VnDgMcwQWqsjMUu0zcqn9sUaW1Edpdm kiwxj92IX0J0f/upYHklPoczoPTpiikrFVQrTGfOqxxFtBJWO0ODgMRZyS5xFZkEvnQbprl4kHd nVFnqBLIUIYz94xtPAQafUntCgK35jFB+FXUC3rOeEnne2+UeZhqoBfxlabfxh9i60Qw2A3QSU8 8465IrirvM1/aXmodpBOMfRPS+FUczoDwNHdGyaPGKCix9/nr600F1JkZAnoF0Jd0UHJ2iXE6GH fXaPsa+NJ+RLwUz3kLMuwYhTJXoZBbf9Xk7nyHG8cvjfWy7DipKVt8UyqTGDGsW99VTbXbMl/MP TyIOCYLU= X-Google-Smtp-Source: AGHT+IHkRS68cdy5OC29P2UTM0j4xXisuAXCP0f7WoId9ylsdllSfWP8nANk/i8JMIKF6sd1kwITgg== X-Received: by 2002:a17:90b:270d:b0:2fe:afa7:eaf8 with SMTP id 98e67ed59e1d1-309ed27d219mr2852788a91.13.1745483419560; Thu, 24 Apr 2025 01:30:19 -0700 (PDT) Received: from openbmc.. (211-23-34-211.hinet-ip.hinet.net. [211.23.34.211]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-22db5221600sm7525505ad.213.2025.04.24.01.30.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Apr 2025 01:30:19 -0700 (PDT) From: Eason Yang To: jic23@kernel.org, lars@metafoo.de, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, dlechner@baylibre.com, nuno.sa@analog.com, javier.carrasco.cruz@gmail.com, gstols@baylibre.com, olivier.moysan@foss.st.com, alisadariana@gmail.com, tgamblin@baylibre.com, antoniu.miclaus@analog.com, eblanc@baylibre.com, andriy.shevchenko@linux.intel.com, joao.goncalves@toradex.com, ramona.gradinariu@analog.com, marcelo.schmitt@analog.com, matteomartelli3@gmail.com, chanh@os.amperecomputing.com, KWLIU@nuvoton.com, yhyang2@nuvoton.com Cc: linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Eason Yang Subject: [PATCH v7 2/2] iio: adc: add support for Nuvoton NCT7201 Date: Thu, 24 Apr 2025 16:30:00 +0800 Message-Id: <20250424083000.908113-3-j2anfernee@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250424083000.908113-1-j2anfernee@gmail.com> References: <20250424083000.908113-1-j2anfernee@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add Nuvoton NCT7201/NCT7202 system voltage monitor 12-bit ADC driver NCT7201/NCT7202 supports up to 12 analog voltage monitor inputs and up to 4 SMBus addresses by ADDR pin. Meanwhile, ALERT# hardware event pins for independent alarm signals, and all the threshold values could be set for system protection without any timing delay. It also supports reset input RSTIN# to recover system from a fault condition. Currently, only single-edge mode conversion and threshold events are supported. Signed-off-by: Eason Yang --- MAINTAINERS | 1 + drivers/iio/adc/Kconfig | 11 + drivers/iio/adc/Makefile | 1 + drivers/iio/adc/nct7201.c | 468 ++++++++++++++++++++++++++++++++++++++ 4 files changed, 481 insertions(+) create mode 100644 drivers/iio/adc/nct7201.c diff --git a/MAINTAINERS b/MAINTAINERS index f599cfc18075..dc03d649760d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -17363,6 +17363,7 @@ M: Eason Yang L: linux-iio@vger.kernel.org S: Maintained F: Documentation/devicetree/bindings/iio/adc/nuvoton,nct7201.yaml +F: drivers/iio/adc/nct7201.c =20 NVIDIA (rivafb and nvidiafb) FRAMEBUFFER DRIVER M: Antonino Daplas diff --git a/drivers/iio/adc/Kconfig b/drivers/iio/adc/Kconfig index 6529df1a498c..6d6af1b51b5e 100644 --- a/drivers/iio/adc/Kconfig +++ b/drivers/iio/adc/Kconfig @@ -1092,6 +1092,17 @@ config NAU7802 To compile this driver as a module, choose M here: the module will be called nau7802. =20 +config NCT7201 + tristate "Nuvoton Instruments NCT7201 and NCT7202 Power Monitor" + depends on I2C + select REGMAP_I2C + help + If you say yes here you get support for the Nuvoton NCT7201 and + NCT7202 Voltage Monitor. + + This driver can also be built as a module. If so, the module + will be called nct7201. + config NPCM_ADC tristate "Nuvoton NPCM ADC driver" depends on ARCH_NPCM || COMPILE_TEST diff --git a/drivers/iio/adc/Makefile b/drivers/iio/adc/Makefile index 3e918c3eec69..54e8a7541af6 100644 --- a/drivers/iio/adc/Makefile +++ b/drivers/iio/adc/Makefile @@ -97,6 +97,7 @@ obj-$(CONFIG_MESON_SARADC) +=3D meson_saradc.o obj-$(CONFIG_MP2629_ADC) +=3D mp2629_adc.o obj-$(CONFIG_MXS_LRADC_ADC) +=3D mxs-lradc-adc.o obj-$(CONFIG_NAU7802) +=3D nau7802.o +obj-$(CONFIG_NCT7201) +=3D nct7201.o obj-$(CONFIG_NPCM_ADC) +=3D npcm_adc.o obj-$(CONFIG_PAC1921) +=3D pac1921.o obj-$(CONFIG_PAC1934) +=3D pac1934.o diff --git a/drivers/iio/adc/nct7201.c b/drivers/iio/adc/nct7201.c new file mode 100644 index 000000000000..38d4dadf1874 --- /dev/null +++ b/drivers/iio/adc/nct7201.c @@ -0,0 +1,468 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Driver for Nuvoton nct7201 and nct7202 power monitor chips. + * + * Copyright (c) 2024-2025 Nuvoton Technology corporation. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include + +#define NCT7201_REG_INTERRUPT_STATUS_1 0x0C +#define NCT7201_REG_INTERRUPT_STATUS_2 0x0D +#define NCT7201_REG_VOLT_LOW_BYTE 0x0F +#define NCT7201_REG_CONFIGURATION 0x10 +#define NCT7201_BIT_CONFIGURATION_START BIT(0) +#define NCT7201_BIT_CONFIGURATION_ALERT_MSK BIT(1) +#define NCT7201_BIT_CONFIGURATION_CONV_RATE BIT(2) +#define NCT7201_BIT_CONFIGURATION_RESET BIT(7) + +#define NCT7201_REG_ADVANCED_CONFIGURATION 0x11 +#define NCT7201_BIT_ADVANCED_CONF_MOD_ALERT BIT(0) +#define NCT7201_BIT_ADVANCED_CONF_MOD_STS BIT(1) +#define NCT7201_BIT_ADVANCED_CONF_FAULT_QUEUE BIT(2) +#define NCT7201_BIT_ADVANCED_CONF_EN_DEEP_SHUTDOWN BIT(4) +#define NCT7201_BIT_ADVANCED_CONF_EN_SMB_TIMEOUT BIT(5) +#define NCT7201_BIT_ADVANCED_CONF_MOD_RSTIN BIT(7) + +#define NCT7201_REG_CHANNEL_INPUT_MODE 0x12 +#define NCT7201_REG_CHANNEL_ENABLE 0x13 +#define NCT7201_REG_INTERRUPT_MASK_1 0x15 +#define NCT7201_REG_INTERRUPT_MASK_2 0x16 +#define NCT7201_REG_BUSY_STATUS 0x1E +#define NCT7201_BIT_BUSY BIT(0) +#define NCT7201_BIT_PWR_UP BIT(1) +#define NCT7201_REG_ONE_SHOT 0x1F +#define NCT7201_REG_SMUS_ADDRESS 0xFC +#define NCT7201_REG_VIN_MASK GENMASK(15, 3) + +#define NCT7201_REG_VIN(i) (0x00 + i) +#define NCT7201_REG_VIN_HIGH_LIMIT(i) (0x20 + (i) * 2) +#define NCT7201_REG_VIN_LOW_LIMIT(i) (0x21 + (i) * 2) +#define NCT7201_MAX_CHANNEL 12 + +static const struct regmap_range nct7201_read_reg_range[] =3D { + regmap_reg_range(NCT7201_REG_INTERRUPT_STATUS_1, NCT7201_REG_BUSY_STATUS), + regmap_reg_range(NCT7201_REG_SMUS_ADDRESS, NCT7201_REG_SMUS_ADDRESS), +}; + +static const struct regmap_access_table nct7201_readable_regs_tbl =3D { + .yes_ranges =3D nct7201_read_reg_range, + .n_yes_ranges =3D ARRAY_SIZE(nct7201_read_reg_range), +}; + +static const struct regmap_range nct7201_write_reg_range[] =3D { + regmap_reg_range(NCT7201_REG_CONFIGURATION, NCT7201_REG_INTERRUPT_MASK_2), + regmap_reg_range(NCT7201_REG_ONE_SHOT, NCT7201_REG_ONE_SHOT), +}; + +static const struct regmap_access_table nct7201_writeable_regs_tbl =3D { + .yes_ranges =3D nct7201_write_reg_range, + .n_yes_ranges =3D ARRAY_SIZE(nct7201_write_reg_range), +}; + +static const struct regmap_range nct7201_read_vin_reg_range[] =3D { + regmap_reg_range(NCT7201_REG_VIN(0), NCT7201_REG_VIN(NCT7201_MAX_CHANNEL = - 1)), + regmap_reg_range(NCT7201_REG_VIN_HIGH_LIMIT(0), + NCT7201_REG_VIN_LOW_LIMIT(NCT7201_MAX_CHANNEL - 1)), +}; + +static const struct regmap_access_table nct7201_readable_vin_regs_tbl =3D { + .yes_ranges =3D nct7201_read_vin_reg_range, + .n_yes_ranges =3D ARRAY_SIZE(nct7201_read_vin_reg_range), +}; + +static const struct regmap_range nct7201_write_vin_reg_range[] =3D { + regmap_reg_range(NCT7201_REG_VIN_HIGH_LIMIT(0), + NCT7201_REG_VIN_LOW_LIMIT(NCT7201_MAX_CHANNEL - 1)), +}; + +static const struct regmap_access_table nct7201_writeable_vin_regs_tbl =3D= { + .yes_ranges =3D nct7201_write_vin_reg_range, + .n_yes_ranges =3D ARRAY_SIZE(nct7201_write_vin_reg_range), +}; + +static const struct regmap_config nct7201_regmap8_config =3D { + .name =3D "vin-data-read-byte", + .reg_bits =3D 8, + .val_bits =3D 8, + .use_single_read =3D true, + .use_single_write =3D true, + .max_register =3D 0xff, + .rd_table =3D &nct7201_readable_regs_tbl, + .wr_table =3D &nct7201_writeable_regs_tbl, +}; + +static const struct regmap_config nct7201_regmap16_config =3D { + .name =3D "vin-data-read-word", + .reg_bits =3D 8, + .val_bits =3D 16, + .max_register =3D 0xff, + .rd_table =3D &nct7201_readable_vin_regs_tbl, + .wr_table =3D &nct7201_writeable_vin_regs_tbl, +}; + +struct nct7201_chip_info { + struct regmap *regmap; + struct regmap *regmap16; + int num_vin_channels; + u16 vin_mask; +}; + +struct nct7201_adc_model_data { + const char *model_name; + const struct iio_chan_spec *channels; + unsigned int num_channels; + int num_vin_channels; +}; + +static const struct iio_event_spec nct7201_events[] =3D { + { + .type =3D IIO_EV_TYPE_THRESH, + .dir =3D IIO_EV_DIR_RISING, + .mask_separate =3D BIT(IIO_EV_INFO_VALUE) | + BIT(IIO_EV_INFO_ENABLE), + }, { + .type =3D IIO_EV_TYPE_THRESH, + .dir =3D IIO_EV_DIR_FALLING, + .mask_separate =3D BIT(IIO_EV_INFO_VALUE) | + BIT(IIO_EV_INFO_ENABLE), + }, +}; + +#define NCT7201_VOLTAGE_CHANNEL(num) \ + { \ + .type =3D IIO_VOLTAGE, \ + .indexed =3D 1, \ + .channel =3D num + 1, \ + .info_mask_separate =3D BIT(IIO_CHAN_INFO_RAW), \ + .info_mask_shared_by_type =3D BIT(IIO_CHAN_INFO_SCALE), \ + .address =3D num, \ + .event_spec =3D nct7201_events, \ + .num_event_specs =3D ARRAY_SIZE(nct7201_events), \ + } + +static const struct iio_chan_spec nct7201_channels[] =3D { + NCT7201_VOLTAGE_CHANNEL(0), + NCT7201_VOLTAGE_CHANNEL(1), + NCT7201_VOLTAGE_CHANNEL(2), + NCT7201_VOLTAGE_CHANNEL(3), + NCT7201_VOLTAGE_CHANNEL(4), + NCT7201_VOLTAGE_CHANNEL(5), + NCT7201_VOLTAGE_CHANNEL(6), + NCT7201_VOLTAGE_CHANNEL(7), +}; + +static const struct iio_chan_spec nct7202_channels[] =3D { + NCT7201_VOLTAGE_CHANNEL(0), + NCT7201_VOLTAGE_CHANNEL(1), + NCT7201_VOLTAGE_CHANNEL(2), + NCT7201_VOLTAGE_CHANNEL(3), + NCT7201_VOLTAGE_CHANNEL(4), + NCT7201_VOLTAGE_CHANNEL(5), + NCT7201_VOLTAGE_CHANNEL(6), + NCT7201_VOLTAGE_CHANNEL(7), + NCT7201_VOLTAGE_CHANNEL(8), + NCT7201_VOLTAGE_CHANNEL(9), + NCT7201_VOLTAGE_CHANNEL(10), + NCT7201_VOLTAGE_CHANNEL(11), +}; + +static int nct7201_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, int *val2, long mask) +{ + struct nct7201_chip_info *chip =3D iio_priv(indio_dev); + unsigned int value; + int err; + + if (chan->type !=3D IIO_VOLTAGE) + return -EOPNOTSUPP; + + switch (mask) { + case IIO_CHAN_INFO_RAW: + err =3D regmap_read(chip->regmap16, NCT7201_REG_VIN(chan->address), &val= ue); + if (err) + return err; + *val =3D FIELD_GET(NCT7201_REG_VIN_MASK, value); + return IIO_VAL_INT; + case IIO_CHAN_INFO_SCALE: + /* From the datasheet, we have to multiply by 0.0004995 */ + *val =3D 0; + *val2 =3D 499500; + return IIO_VAL_INT_PLUS_NANO; + default: + return -EINVAL; + } +} + +static int nct7201_read_event_value(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + enum iio_event_info info, + int *val, int *val2) +{ + struct nct7201_chip_info *chip =3D iio_priv(indio_dev); + unsigned int value; + int err; + + if (chan->type !=3D IIO_VOLTAGE) + return -EOPNOTSUPP; + + if (info !=3D IIO_EV_INFO_VALUE) + return -EINVAL; + + if (dir =3D=3D IIO_EV_DIR_FALLING) + err =3D regmap_read(chip->regmap16, NCT7201_REG_VIN_LOW_LIMIT(chan->addr= ess), + &value); + else + err =3D regmap_read(chip->regmap16, NCT7201_REG_VIN_HIGH_LIMIT(chan->add= ress), + &value); + if (err) + return err; + + *val =3D FIELD_GET(NCT7201_REG_VIN_MASK, value); + + return IIO_VAL_INT; +} + +static int nct7201_write_event_value(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + enum iio_event_info info, + int val, int val2) +{ + struct nct7201_chip_info *chip =3D iio_priv(indio_dev); + int err; + + if (chan->type !=3D IIO_VOLTAGE) + return -EOPNOTSUPP; + + if (info !=3D IIO_EV_INFO_VALUE) + return -EOPNOTSUPP; + + if (dir =3D=3D IIO_EV_DIR_FALLING) + err =3D regmap_write(chip->regmap16, NCT7201_REG_VIN_LOW_LIMIT(chan->add= ress), + FIELD_PREP(NCT7201_REG_VIN_MASK, val)); + else + err =3D regmap_write(chip->regmap16, NCT7201_REG_VIN_HIGH_LIMIT(chan->ad= dress), + FIELD_PREP(NCT7201_REG_VIN_MASK, val)); + if (err) + return err; + + return 0; +} + +static int nct7201_read_event_config(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir) +{ + struct nct7201_chip_info *chip =3D iio_priv(indio_dev); + + if (chan->type !=3D IIO_VOLTAGE) + return -EOPNOTSUPP; + + return !!(chip->vin_mask & BIT(chan->address)); +} + +static int nct7201_write_event_config(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + enum iio_event_type type, + enum iio_event_direction dir, + bool state) +{ + struct nct7201_chip_info *chip =3D iio_priv(indio_dev); + unsigned int mask =3D BIT(chan->address); + int err; + + if (chan->type !=3D IIO_VOLTAGE) + return -EOPNOTSUPP; + + if (state) + chip->vin_mask |=3D mask; + else + chip->vin_mask &=3D ~mask; + + if (chip->num_vin_channels <=3D 8) + err =3D regmap_write(chip->regmap, NCT7201_REG_CHANNEL_ENABLE, + chip->vin_mask); + else + err =3D regmap_bulk_write(chip->regmap, NCT7201_REG_CHANNEL_ENABLE, + &chip->vin_mask, sizeof(chip->vin_mask)); + + return err; +} + +static const struct iio_info nct7201_info =3D { + .read_raw =3D nct7201_read_raw, + .read_event_config =3D nct7201_read_event_config, + .write_event_config =3D nct7201_write_event_config, + .read_event_value =3D nct7201_read_event_value, + .write_event_value =3D nct7201_write_event_value, +}; + +static const struct iio_info nct7201_info_no_irq =3D { + .read_raw =3D nct7201_read_raw, +}; + +static const struct nct7201_adc_model_data nct7201_model_data =3D { + .model_name =3D "nct7201", + .channels =3D nct7201_channels, + .num_channels =3D ARRAY_SIZE(nct7201_channels), + .num_vin_channels =3D 8, +}; + +static const struct nct7201_adc_model_data nct7202_model_data =3D { + .model_name =3D "nct7202", + .channels =3D nct7202_channels, + .num_channels =3D ARRAY_SIZE(nct7202_channels), + .num_vin_channels =3D 12, +}; + +static int nct7201_init_chip(struct nct7201_chip_info *chip) +{ + struct device *dev =3D regmap_get_device(chip->regmap); + struct device *dev2 =3D regmap_get_device(chip->regmap16); + __le16 data =3D cpu_to_le16(GENMASK(chip->num_vin_channels - 1, 0)); + unsigned int value; + int err; + + err =3D regmap_write(chip->regmap, NCT7201_REG_CONFIGURATION, + NCT7201_BIT_CONFIGURATION_RESET); + if (err) + return dev_err_probe(dev, err, "Failed to reset chip\n"); + + /* + * After about 25 msecs, the device should be ready and then the power-up + * bit will be set to 1. If not, wait for it. + */ + fsleep(25000); + + err =3D regmap_read(chip->regmap, NCT7201_REG_BUSY_STATUS, &value); + if (err) + return dev_err_probe(dev, err, "Failed to read busy status\n"); + if (!(value & NCT7201_BIT_PWR_UP)) + return dev_err_probe(dev, -EIO, "Failed to power up after reset\n"); + + /* Enable Channel */ + if (chip->num_vin_channels <=3D 8) { + err =3D regmap_write(chip->regmap, NCT7201_REG_CHANNEL_ENABLE, + GENMASK(chip->num_vin_channels - 1, 0)); + if (err) + return dev_err_probe(dev, err, "Failed to enable channel\n"); + } else { + err =3D regmap_bulk_write(chip->regmap, NCT7201_REG_CHANNEL_ENABLE, + &data, sizeof(data)); + if (err) + return dev_err_probe(dev2, err, "Failed to enable channel\n"); + } + + err =3D regmap_bulk_read(chip->regmap, NCT7201_REG_CHANNEL_ENABLE, + &chip->vin_mask, sizeof(chip->vin_mask)); + if (err) + return dev_err_probe(dev2, err, + "Failed to read channel enable register\n"); + + /* Start monitoring if needed */ + err =3D regmap_set_bits(chip->regmap, NCT7201_REG_CONFIGURATION, + NCT7201_BIT_CONFIGURATION_START); + if (err) + return dev_err_probe(dev, err, "Failed to start monitoring\n"); + + return 0; +} + +static int nct7201_probe(struct i2c_client *client) +{ + const struct nct7201_adc_model_data *model_data; + struct device *dev =3D &client->dev; + struct nct7201_chip_info *chip; + struct iio_dev *indio_dev; + int ret; + + model_data =3D i2c_get_match_data(client); + if (!model_data) + return -ENODEV; + + indio_dev =3D devm_iio_device_alloc(dev, sizeof(*chip)); + if (!indio_dev) + return -ENOMEM; + chip =3D iio_priv(indio_dev); + + chip->regmap =3D devm_regmap_init_i2c(client, &nct7201_regmap8_config); + if (IS_ERR(chip->regmap)) + return dev_err_probe(dev, PTR_ERR(chip->regmap), + "Failed to init regmap\n"); + + chip->regmap16 =3D devm_regmap_init_i2c(client, &nct7201_regmap16_config); + if (IS_ERR(chip->regmap16)) + return dev_err_probe(dev, PTR_ERR(chip->regmap16), + "Failed to init regmap16\n"); + + chip->num_vin_channels =3D model_data->num_vin_channels; + + ret =3D nct7201_init_chip(chip); + if (ret) + return ret; + + indio_dev->name =3D model_data->model_name; + indio_dev->channels =3D model_data->channels; + indio_dev->num_channels =3D model_data->num_channels; + if (client->irq) + indio_dev->info =3D &nct7201_info; + else + indio_dev->info =3D &nct7201_info_no_irq; + indio_dev->modes =3D INDIO_DIRECT_MODE; + + return devm_iio_device_register(dev, indio_dev); +} + +static const struct i2c_device_id nct7201_id[] =3D { + { .name =3D "nct7201", .driver_data =3D (kernel_ulong_t)&nct7201_model_da= ta }, + { .name =3D "nct7202", .driver_data =3D (kernel_ulong_t)&nct7202_model_da= ta }, + { } +}; +MODULE_DEVICE_TABLE(i2c, nct7201_id); + +static const struct of_device_id nct7201_of_match[] =3D { + { + .compatible =3D "nuvoton,nct7201", + .data =3D &nct7201_model_data, + }, + { + .compatible =3D "nuvoton,nct7202", + .data =3D &nct7202_model_data, + }, + { } +}; +MODULE_DEVICE_TABLE(of, nct7201_of_match); + +static struct i2c_driver nct7201_driver =3D { + .driver =3D { + .name =3D "nct7201", + .of_match_table =3D nct7201_of_match, + }, + .probe =3D nct7201_probe, + .id_table =3D nct7201_id, +}; +module_i2c_driver(nct7201_driver); + +MODULE_AUTHOR("Eason Yang "); +MODULE_DESCRIPTION("Nuvoton NCT7201 voltage monitor driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1