From nobody Tue Feb 10 03:38:28 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DD5B1258CF4; Thu, 24 Apr 2025 09:34:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745487268; cv=none; b=QmedRAdo4uOEfJz34S5HkS4qrfKfi4mdqP/Z64vPAIcO+k3fsuljHDwKLrtWbE5c3yTg7Vp3pbjRamEwbFRXRDB8/ISuerfWLimQUOFsXzpl+bo1cpTLok1LAH1zPpO+PdWEZXlhO4c1o0IbEUeIdsP0QrNHAJhFLpZNHg72oR0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745487268; c=relaxed/simple; bh=IA/vQvgkkxZfATJr2E9u7r9kQMPGdVC4yFFfzARfx0A=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=U+a/iG6w3diJOWkVWU4oKibcUeWYrph5+Nhf8v+ixGwLoJFUiYH3LBJCNs+Y3UGjOXS1t4+4rnUMaim7GVp32mAqCyn6CBA4EKDduqexjuEjRpzkCSEtXdvulaaTPaVIwV836GB3FE3jakkLCkq7yWhIT7DXQ27kFBeM5yZDPcE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=jicVC9QV; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="jicVC9QV" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53O0F81V010284; Thu, 24 Apr 2025 09:34:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Gr4Nx66BtTJnqIpo9EnwzuZEntlgVLrl7rCwoj0YhnY=; b=jicVC9QVWDHkRGFP WORxWmmEvkzaG+Ovph2wKfbk9LSsdEPr1DCj/0QICdN0fCJUPWTUTY8RlLiEx/g6 XDH171mTd0YntmkpDvN4WckdvGr2jHANRFd0YRKmWUrO9OAOeEglJ/YPt34PNy6o os/T81tnVpCwLl+gWIU37QlZ4EJW3tL7obxXejSnP+CSY3pCxxUXAzSV2pweDVXa yshvcmv8miqCqmv7oiWpVHgbky8iA41TMXGBSwxjRUnS/XWRT2iRSSnwWJTc7GVJ t5l+K9QvNQ5zfk3RQSkwfGYuGPaGHQT+zhifLI1WzJiQlEzkwpjemMR64F2tBsCU mirE3w== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh3n05k-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 24 Apr 2025 09:34:19 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 53O9YIgm029062 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 24 Apr 2025 09:34:18 GMT Received: from hu-tdas-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 24 Apr 2025 02:34:13 -0700 From: Taniya Das Date: Thu, 24 Apr 2025 15:03:05 +0530 Subject: [PATCH v8 10/10] arm64: defconfig: Enable QCS615 clock controllers Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250424-qcs615-mm-v7-clock-controllers-v8-10-bacad5b3659a@quicinc.com> References: <20250424-qcs615-mm-v7-clock-controllers-v8-0-bacad5b3659a@quicinc.com> In-Reply-To: <20250424-qcs615-mm-v7-clock-controllers-v8-0-bacad5b3659a@quicinc.com> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon CC: Ajit Pandey , Imran Shaik , Jagadeesh Kona , , , , , , Taniya Das X-Mailer: b4 0.15-dev-aa3f6 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: pvTb4lVkXSfczM1XnuhIzIGRpjcFW80s X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI0MDA2MiBTYWx0ZWRfX440cgH3v08Go /NFB0HGH4cEBRq7AmjR4z4wjtEmYwGvv1CrFWPrwkXA816/IcQglJZ/eBeJul40mcjoz6vctHCf RPcR1LCHDB0ves+k94GEGE/aVCtoeSItxSPh4PMk0Zkx/pyRFuxj8NPPH1G29oCJGkE8ua8j3gb nIbjGR8VQL+Gnvghdo9+GR2f9zUxLzomC42J9ZJ6AoicQWB5IlKQku18t8NAyid1F+YdujNEQh6 3SbIQrZnpuWLb2T7LMsTNiYPaIZW1s3CifOQAaKuQU/ySfitc1EXSf0Mwv5SWZPzbNWXdjtTG+9 tubyNFaYO+J9r1fHJe9tnkp4dbXynK8t2GFPEPXJg8l8IyJl+Ut+CSejsSqsWdUZEO44zDaRnyy BnVKQUYEbpMI5nGjQwP/QF/PZPcbMNH6J81ieylU2JIrRxbpBaxIgufK6HBR+mfBBwteGmey X-Authority-Analysis: v=2.4 cv=ELgG00ZC c=1 sm=1 tr=0 ts=680a059b cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=COk6AnOGAAAA:8 a=AElZlkIX1ip-SmTVEvQA:9 a=QEXdDO2ut3YA:10 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: pvTb4lVkXSfczM1XnuhIzIGRpjcFW80s X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.680,FMLib:17.12.80.40 definitions=2025-04-24_04,2025-04-22_01,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 adultscore=0 malwarescore=0 clxscore=1015 bulkscore=0 phishscore=0 spamscore=0 mlxscore=0 lowpriorityscore=0 priorityscore=1501 suspectscore=0 mlxlogscore=743 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504240062 Enable the QCS615 display, video, camera and graphics clock controller for their respective functionalities on the Qualcomm QCS615 ride platform. Signed-off-by: Taniya Das Reviewed-by: Dmitry Baryshkov --- arch/arm64/configs/defconfig | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5c85e5da152f2a9f24fd121fca427afe428438a7..a992c4ee363a1443dfc0c5c86de= 2af6c0e1963f0 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1355,11 +1355,15 @@ CONFIG_MSM_GCC_8998=3Dy CONFIG_MSM_MMCC_8998=3Dm CONFIG_QCM_GCC_2290=3Dy CONFIG_QCM_DISPCC_2290=3Dm +CONFIG_QCS_DISPCC_615=3Dm +CONFIG_QCS_CAMCC_615=3Dm CONFIG_QCS_GCC_404=3Dy CONFIG_QCS_GCC_615=3Dy CONFIG_QCS_GCC_8300=3Dy CONFIG_SC_CAMCC_7280=3Dm CONFIG_SA_CAMCC_8775P=3Dm +CONFIG_QCS_GPUCC_615=3Dm +CONFIG_QCS_VIDEOCC_615=3Dm CONFIG_QDU_GCC_1000=3Dy CONFIG_SC_CAMCC_8280XP=3Dm CONFIG_SC_DISPCC_7280=3Dm --=20 2.34.1