From nobody Mon Feb 9 12:24:38 2026 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1CCC02957D1 for ; Wed, 23 Apr 2025 21:10:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745442651; cv=none; b=nvjX23W8E7NBOlB0EUymPlWT2EdelG8ZuKeV2QnNJmlVAZxK+IaXoyM8wXGiGCT1euNhP2ivFRQ1+kVZVJexUoOZ+ptm8l+PNtDpAx5cQ+oxTsCJsIOkgEPmoHvryRtj9qnCzLSJpmgu1CiYmEYkMWKvcS0LB8P76Bznf44V28s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745442651; c=relaxed/simple; bh=BIVlFjF9dcBVj8NlVxPB1HIuxiBjhGjPsBBMlfPwzN8=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=b7LPBH7s2dY6rcTJEahZdheJp3AmVyBqJABvHKs5rCj1b0wyZKUjLnowWwOi+xVZuEroakwkitQn469qZFYqS77YhjTWSCn7MZISqrfxs/AI3l/HXp10wVFzix4qB7jHfebTiiV5cRnWVt228dPjGi5NsGaFVTqFPs1wR0fqu8A= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Kd0/AvLT; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Kd0/AvLT" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53NAIXeS017291 for ; Wed, 23 Apr 2025 21:10:48 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= JcjwMLnwxXCKo79+669N2NvGQGgpcaIDCz8ziqM3PlA=; b=Kd0/AvLTRo4XUFVp Ypn4YlLNr7fre9/VnThE0HoqQShGLfJsVXHf3XCvHe/Omy1/bEPRAHU2cypsHEPr A51S2KCRVy60vGoVByFjUb3Ei9/K5EVrC722ZiUL6YkabumNPb6XxV1+qDjYVFCh 5YeluVmxgGk0dBByN/W1dF5XkLq43Anu/eIckMy69GuNxVcD1sE141s09/CTJhxF S5HM8IodlV2/2rVIgSkc8DlvNJP5z97BAw5DePRjmtm4jaha3RsJjC6r+JOFLV2p uTNr4DVt94isr6AQjZLGNvvSqufEUQa2Y72LhYBSQdb9SaD1X7HgCBZfzRn9O45K AYP/Dw== Received: from mail-qk1-f198.google.com (mail-qk1-f198.google.com [209.85.222.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh3kdb7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Wed, 23 Apr 2025 21:10:47 +0000 (GMT) Received: by mail-qk1-f198.google.com with SMTP id af79cd13be357-7c955be751aso43867185a.2 for ; Wed, 23 Apr 2025 14:10:47 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745442635; x=1746047435; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JcjwMLnwxXCKo79+669N2NvGQGgpcaIDCz8ziqM3PlA=; b=MtGz3ET0AlhyKyOha/4L5i1xfrQdGC8ruNmrXZDPT87r9ATLQlb3gH+2N3SigYaRYW Lyj28ylcZltf+QJFiRdkXZOX7gSuGRQaNl/loK2vmGBOSRbImBRLkws0NVqHj+JZNNMQ k5M1S1m6sqRxOHNhCTCaLgF1iIoZ4I0WmqfBRMF1USga7H6BoMkI9BLYWzxAKOYR3J9H k36uPkrndZkUXv5sEnEjMWQibVJJXixwPRd+j3ro/3euPpdxfrHVTgE4Xdv0PsnUjvEk WlDV1M79zqu2o0xVQF77Wv2V2W8W+Ue0L+E5/sVykRUXhYnelSZh6n0y+K1OksYLcRSa FDBQ== X-Forwarded-Encrypted: i=1; AJvYcCXm4x9SunQuxs6DUJY6Ob7vTkHBE2qu0IxpM06GymHdTYvqGb85KtdwqmhdJmQEz+NxAWfkpMI4u8/VVBM=@vger.kernel.org X-Gm-Message-State: AOJu0YyL2qLMKPBRznv4ifXkWabT/sdsGMMbWgYBboAgDRfRWTpCwTzZ GonFkzsfudVYItsXA+eE0g4gU09cyqlZGXoaz0krH+Px5Z6jCguOCw16FUtyhEObVA7phCvkmNM u8nisa7z3K8hTBw5Ptua6iV9wdxg2OHrc5CsDFn1nD90qke4XI0PFIqQLlwhySKM= X-Gm-Gg: ASbGncupGJFB1/kNd7bpTi2sffUSANS33sKKRDVetTRfCknvcQdqQVitWFJWf2N1PkV X9iUN1I9bTp4gxwEKtd4l3VkqJdD2ebT4Tjg58dc9AfU+TE1gGILoT0JnezfY8kIbssWwux11/U 3e1IPx02lqJBxvenHvT5JO6Mvtykf5fmuwrzsz5LItKeIGci35SugLsqsScj5+6XrKTJzMvOxRE vkLQoc1UIAQ7kMJ9iIgZbLlhEztI8l9Z7jwdoC4uu6ohikgXELAQzK7wJWghHNDv5EKktR8LxM8 12d+QoZoAwx2REBZyyQ/ade/q3pjR+bUMnBO1fMHE84VOWFV+AfEKfdmn8U7rWQIvgEppvz94sV fRwKs/QV9P8MCqCnmQ7Nf/3kB X-Received: by 2002:a05:620a:1a8f:b0:7c7:b4aa:85bc with SMTP id af79cd13be357-7c956eb32d1mr57138285a.17.1745442634853; Wed, 23 Apr 2025 14:10:34 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFpetK0yosna4fps92ZmfEVrt44WX+Z8mQ+25toBT2ySi6Pd90JP+miCzNjRdJflXWhwX1ccw== X-Received: by 2002:a05:620a:1a8f:b0:7c7:b4aa:85bc with SMTP id af79cd13be357-7c956eb32d1mr57134685a.17.1745442634537; Wed, 23 Apr 2025 14:10:34 -0700 (PDT) Received: from umbar.lan (2001-14ba-a0c3-3a00-264b-feff-fe8b-be8a.rev.dnainternet.fi. [2001:14ba:a0c3:3a00:264b:feff:fe8b:be8a]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54e7cb3987csm3852e87.59.2025.04.23.14.10.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Apr 2025 14:10:33 -0700 (PDT) From: Dmitry Baryshkov Date: Thu, 24 Apr 2025 00:10:07 +0300 Subject: [PATCH v2 11/33] drm/msm/dpu: get rid of DPU_CTL_DSPP_SUB_BLOCK_FLUSH Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250424-dpu-drop-features-v2-11-0a9a66a7b3a2@oss.qualcomm.com> References: <20250424-dpu-drop-features-v2-0-0a9a66a7b3a2@oss.qualcomm.com> In-Reply-To: <20250424-dpu-drop-features-v2-0-0a9a66a7b3a2@oss.qualcomm.com> To: Rob Clark , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Simona Vetter , Vinod Koul , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org, Dmitry Baryshkov , Dmitry Baryshkov X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=2655; i=dmitry.baryshkov@oss.qualcomm.com; h=from:subject:message-id; bh=UKa7WiIdYlZA+i2dElAGlJso1hJFJoPQsInsDm2A0CU=; b=owGbwMvMwMXYbdNlx6SpcZXxtFoSQwZnuDZP0AEzQaPrWQ7KJ6/NF5yo/dQmjD+j2Er7QoXos xNcurM6GY1ZGBi5GGTFFFl8ClqmxmxKDvuwY2o9zCBWJpApDFycAjCRyLPsv9ku9KZsucHx/nak n+WK791POvcK1m6VSIvOU0ubMfnY9rjvl8TXPZnovqvKbYZ5tb+MjecMIw3n6uRNm6/Kp2xP8K4 POZ+1T63zeO2LLNVKhfI81uQHh28f32wwV+t+hHGXU3ff83QhnxN8KwT7ZsnlfPvooLfHretEYa YM3ynNjndrmBl/H02Oj2l77za/xm9jSeOCj5f1UmfqNghe/7BF40g2w51z6xeYdMTKmUb6rHRkO lpRMUW07Ke6IUN3qMxvPYfnuc1a31nNlz1K3DdPOPiGwqMaRisbZb192yQMNzBUHu/6GC1912mO uLMrr9PF/f0t2vWiGrsTvkWsu9F+pM555gH9skTRP40A X-Developer-Key: i=dmitry.baryshkov@oss.qualcomm.com; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A X-Proofpoint-ORIG-GUID: bogm8jU17TGqgvYeJdKq8t4TQs9kuDvm X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDIzMDE0NCBTYWx0ZWRfXyfhwc+Rn0wVe PhxpVWzjmrHj4cKl6XSgbR3k2D5tD3Af6L1fog0I4G3Woe7NOQ0Vt8Vr/pu8Pg8gUdKS6cQNjat iiDd/fH6xwke0G8ks3RJdU5ALXPhZ7DlXXAFiykc6Z+RlwLsfkUAwzIw29V96FLc2DOSFzZHkci OXy9EPQ/3TGS/SuFat8h/+9hvVifVm7r1LcDkb6dVwGeUNPSy3p6HhQKfgW0wr6nEHszE6nfKFc azWOlwrcBhwiTkrrcEzGQmOVJzloAWDoKYg4vBdIujaMiymPcua+IZSjC1enUEUI5jwaej1mEfJ 3T1G2tJyHAgWZqv5oFvhAc5Xq5Z+fl5/EXJxnF88hk98XBRoTBKwUVf+O6mtjHFq77Hofj1HBiB pb2ggBoQDm56kXTbSx6F8B9/Lrlt9Ei9ZdxAYYZFBS9KjlQoKXcfp4AsyBBzo6r9UibPbUfl X-Authority-Analysis: v=2.4 cv=ELgG00ZC c=1 sm=1 tr=0 ts=68095757 cx=c_pps a=qKBjSQ1v91RyAK45QCPf5w==:117 a=xqWC_Br6kY4A:10 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=VwQbUJbxAAAA:8 a=KKAkSRfTAAAA:8 a=COk6AnOGAAAA:8 a=qfl85FH2DSYpkZ7DoNYA:9 a=QEXdDO2ut3YA:10 a=NFOGd7dJGGMPyQGDc5-O:22 a=cvBusfyB2V15izCimMoJ:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: bogm8jU17TGqgvYeJdKq8t4TQs9kuDvm X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.680,FMLib:17.12.80.40 definitions=2025-04-23_11,2025-04-22_01,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 adultscore=0 malwarescore=0 clxscore=1015 bulkscore=0 phishscore=0 spamscore=0 mlxscore=0 lowpriorityscore=0 priorityscore=1501 suspectscore=0 mlxlogscore=999 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504230144 From: Dmitry Baryshkov Continue migration to the MDSS-revision based checks and replace DPU_CTL_DSPP_SUB_BLOCK_FLUSH feature bit with the core_major_ver >=3D 7 check. Signed-off-by: Dmitry Baryshkov Reviewed-by: Abhinav Kumar --- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 3 +-- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 2 -- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c | 2 +- 3 files changed, 2 insertions(+), 5 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.c index 3431b3c956486aee99664ea9b7c2e00f5c130b7f..a2dc353151f3e1a4cb8a9f4644e= 7fc2e037356a2 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c @@ -111,8 +111,7 @@ (BIT(DPU_PINGPONG_DITHER) | BIT(DPU_PINGPONG_DSC)) =20 #define CTL_SC7280_MASK \ - (BIT(DPU_CTL_VM_CFG) | \ - BIT(DPU_CTL_DSPP_SUB_BLOCK_FLUSH)) + (BIT(DPU_CTL_VM_CFG)) =20 #define INTF_SC7180_MASK \ (BIT(DPU_INTF_INPUT_CTRL) | \ diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h b/drivers/gpu/d= rm/msm/disp/dpu1/dpu_hw_catalog.h index ae168e73026d8ebbe605397c6bbd95552193498c..1c6be8f93b54f28d370a379d1ed= ccd178fe3cf7b 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h @@ -135,13 +135,11 @@ enum { * CTL sub-blocks * @DPU_CTL_SPLIT_DISPLAY: CTL supports video mode split display * @DPU_CTL_VM_CFG: CTL config to support multiple VMs - * @DPU_CTL_DSPP_BLOCK_FLUSH: CTL config to support dspp sub-block flush * @DPU_CTL_MAX */ enum { DPU_CTL_SPLIT_DISPLAY =3D 0x1, DPU_CTL_VM_CFG, - DPU_CTL_DSPP_SUB_BLOCK_FLUSH, DPU_CTL_MAX }; =20 diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c b/drivers/gpu/drm/m= sm/disp/dpu1/dpu_hw_ctl.c index 593da532d40042ca31fb452679d3de04c3b0d1a7..543fe12252b7887ce2bd28abafa= c3be7caf17ac4 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c @@ -781,7 +781,7 @@ struct dpu_hw_ctl *dpu_hw_ctl_init(struct drm_device *d= ev, c->ops.setup_blendstage =3D dpu_hw_ctl_setup_blendstage; c->ops.update_pending_flush_sspp =3D dpu_hw_ctl_update_pending_flush_sspp; c->ops.update_pending_flush_mixer =3D dpu_hw_ctl_update_pending_flush_mix= er; - if (c->caps->features & BIT(DPU_CTL_DSPP_SUB_BLOCK_FLUSH)) + if (mdss_ver->core_major_ver >=3D 7) c->ops.update_pending_flush_dspp =3D dpu_hw_ctl_update_pending_flush_dsp= p_sub_blocks; else c->ops.update_pending_flush_dspp =3D dpu_hw_ctl_update_pending_flush_dsp= p; --=20 2.39.5