From nobody Thu Dec 18 18:07:30 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0F08125D537; Wed, 23 Apr 2025 06:32:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745389931; cv=none; b=Mgn7+BiuYinlRc2zDFIrIijJCrKG2h0qWr8Ata72d4v2YNAFw9YVGkE/TornNIL8DBaeKK79YTZm6HHfov+z5WFje0+Cu0Ju2TrjVrPwChnWyCOv4m416BzcrIv2nrYG6ta2AA5M8tnJbbHxg8BK8+BJWl+x1MOHaUym2T4kcNQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745389931; c=relaxed/simple; bh=tKX0GKVCZCZNx4R94Z6ABhKcMGLDGcHJMGn01wkAzO0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=CmgtOkljH2eIXS+rEYIPpcx62SGqkPuVetWOhr1DCU++C67SoTkJgffDKtr2HhpPo38GEkfvsrAVI4tiiYR7FU1p9aDuLPSoMlBwNrE3TZ2Ne0GsGiduaL4IyF6xWuSbXzWuW+YFAMSahAXzacJC1cYognHsZZBxKwHhF7BiD60= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=kw8nETgI; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="kw8nETgI" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53N0iMJO008515; Wed, 23 Apr 2025 06:31:54 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-type:date:from:in-reply-to:message-id:mime-version :references:subject:to; s=qcppdkim1; bh=VK+lhKMUXiiS182KcTxUoiGP v9B+H+7bsk6fP3KLDPQ=; b=kw8nETgIucuKMqbrUtydzAII2rje0M9sz/SSN6od af82ftYTjIo5YPgybF3BYIh9F9dpjjAqSMOYKpe9zpvk02s/PcwPhbxsGwj25eBY y8Td8IymzmQJAT98bjIJbh+JP2lNjEoJ1K1DbaZMm6JTdMapzBhYFMxqChNvoMB9 Xq2v8pB6soXRuZqmT8z+bMKr1AZRfLnzPuv4J6bGBwSumqiWoGjcTV1stbI75Gwk 61rRaE0AIgVQl5LUJmXbCKLWUb73YTvhu2epcpkOFB30o3Xcdhv/SxXfcMx8Zu8E tt1rDihoR2y8zsizZV5Enlqub9e28bKMbKHD9dAKrgfRsw== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh593hs-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 23 Apr 2025 06:31:54 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 53N6Vr1w007371 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 23 Apr 2025 06:31:53 GMT Received: from hu-kaushalk-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Tue, 22 Apr 2025 23:31:48 -0700 From: Kaushal Kumar To: , , , , , , , , , , CC: , , , , , Kaushal Kumar Subject: [PATCH v3 3/5] arm64: dts: qcom: sdx75: Add QPIC BAM support Date: Wed, 23 Apr 2025 12:00:52 +0530 Message-ID: <20250423063054.28795-4-quic_kaushalk@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20250423063054.28795-1-quic_kaushalk@quicinc.com> References: <20250423063054.28795-1-quic_kaushalk@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDIzMDA0MyBTYWx0ZWRfX+KlFr3sGyfO3 NJVsVJWiR1YsE2/9wD4AjR5e2qHIRilNo2FVUMKHGL/dbCc60NWlkhnatb4dbWYeoOZBX/JXM7k nosj7+Z6FPg/8b1ai18iFRVOmhFvWIJpmpTNjyVYng568EXFzV3zkqWaEbD/AEmrzeLRCdEC5Cg hTvXi1vAdUKnmOHU7Gr0Sc5aJ03d5kXjbgBS2TJj829c6NC/VtMzpf9B04cj2NEesWrJhiDKh4f tFZ5X18DI9RDvtFcfIrDxSwSBqHRHd/0n26rmbn63VXIuD53e4pDAWWeDvm/E3/xD2/cDQ24Sn+ zZpc0rUp4EeavfU3Ng0Z9DIxPQC8pKVoizYROE2D+/mYosdTa/He7Dk6/oOIQv2mUHhU2IgCME5 g708rncspMIl+sIU7T8dLGiopNSVPc7/ZGeEjm6lm4hk1B19x9E/qCLokjOgHgon9q16DL3o X-Proofpoint-GUID: FYI_l902te4mlmlHywqapKKq2jemtvHV X-Authority-Analysis: v=2.4 cv=B/S50PtM c=1 sm=1 tr=0 ts=6808895a cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=XR8D0OoHHMoA:10 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=6PFQA9o1HuDwXgWONe0A:9 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: FYI_l902te4mlmlHywqapKKq2jemtvHV X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-04-23_05,2025-04-22_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 mlxlogscore=952 lowpriorityscore=0 bulkscore=0 impostorscore=0 suspectscore=0 mlxscore=0 priorityscore=1501 phishscore=0 malwarescore=0 spamscore=0 clxscore=1015 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504230043 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add devicetree node to enable support for QPIC BAM DMA controller on Qualcomm SDX75 platform. Reviewed-by: Konrad Dybcio Signed-off-by: Kaushal Kumar --- arch/arm64/boot/dts/qcom/sdx75.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdx75.dtsi b/arch/arm64/boot/dts/qcom= /sdx75.dtsi index b0a8a0fe5f39..638e07b00733 100644 --- a/arch/arm64/boot/dts/qcom/sdx75.dtsi +++ b/arch/arm64/boot/dts/qcom/sdx75.dtsi @@ -880,6 +880,20 @@ qcom,bcm-voters =3D <&apps_bcm_voter>; }; =20 + qpic_bam: dma-controller@1c9c000 { + compatible =3D "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; + reg =3D <0x0 0x01c9c000 0x0 0x1c000>; + interrupts =3D ; + clocks =3D <&rpmhcc RPMH_QPIC_CLK>; + clock-names =3D "bam_clk"; + #dma-cells =3D <1>; + qcom,ee =3D <0>; + qcom,controlled-remotely; + iommus =3D <&apps_smmu 0x100 0x3>; + dma-coherent; + status =3D "disabled"; + }; + tcsr_mutex: hwlock@1f40000 { compatible =3D "qcom,tcsr-mutex"; reg =3D <0x0 0x01f40000 0x0 0x40000>; --=20 2.17.1