From nobody Mon Feb 9 14:14:35 2026 Received: from mail-ed1-f53.google.com (mail-ed1-f53.google.com [209.85.208.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3EF111A83F7 for ; Wed, 23 Apr 2025 06:03:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745388184; cv=none; b=I9mgj1D6Qx+Ki0ZLgU8Q+//nK6x7P9Ptp5j0XAOG8unL4AXtNBpwYYtkXvy8PHWFm4Li78cmWg+wtN823yVnvWptMbKZbXw/ssB/jgD6wIvuWm79eCl1Ixbrj4WCNnlev9ZSGHaSCWoPLKB8PvfQOyq2mzL/Yz/aMteLeXl6YzU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745388184; c=relaxed/simple; bh=xUBRrkr1aLPPwLeMGNd5Xto6SUkG0PhtvIzCxxAX118=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=ulwxrzPOCM9AZpzoGjnCdE2PZ+CPcZP6j+5W33dIDHiAimGaVEApjqPvY8Z3YniCBqBL9x8sgCX/iWalpv19/TRkhDfBa0Eg+xsyDYMnV/pQt7bJ2hp7QE8PAPAqDq8zBOGcfgpuXZoNptcBBA89PUo98+vdRvvyjS0tdwnDxBc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com; spf=pass smtp.mailfrom=amarulasolutions.com; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b=AIrWiW+L; arc=none smtp.client-ip=209.85.208.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=amarulasolutions.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=amarulasolutions.com header.i=@amarulasolutions.com header.b="AIrWiW+L" Received: by mail-ed1-f53.google.com with SMTP id 4fb4d7f45d1cf-5e6c18e2c7dso11194754a12.3 for ; Tue, 22 Apr 2025 23:03:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1745388180; x=1745992980; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=T8/6J4AE7rdE7DvbcqL7lv8LvF8nVi/MJUfgoa9DfhY=; b=AIrWiW+Ln7HlOyCWTrPwaVpoQQTWTXksMQks5mENQBG1qm4nVIl4rymbpDmb0kdt7r QBe7gp+lBz4e1JJMmGKQdE3cbx+f5uCHJt2yrodw2kVvGTlKECxgfoTNkHY/5k4R6bf1 qHspPd3wmTXKccOPmoRFHgDVVLJ+lwVsniT0Q= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745388180; x=1745992980; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=T8/6J4AE7rdE7DvbcqL7lv8LvF8nVi/MJUfgoa9DfhY=; b=ozcWK1YveK4QLUn2BnW0R6WOd4bifsICe0C3vBH/vfSg1cmuYIoQwaYKml9hFMLgoa NoGuQwK+4QDJHPV8f6Bafy++j2gdsvpZZOrXuv+Kyio+Z80GAZy/D3uzrqBlbq6BHYM3 +KOAAD6P18N1CDzKWU0EX7MSTtEholo2HZP0oEyrTCwPyMJS3Vwr4+DDZ1CWVR2QOcLJ SVSvYYYivq+x+xktMEjaUpZVjp10JVaL3M1cJqJr4f1YZI6MRiunWYyJMx7a83oh2FMm AGhe1aMX56RrUMvSjNFbW5/nLiqnvgYYZPKgiFkaAk97mWTu51FLacVuWAmHe5NFte38 yOrQ== X-Gm-Message-State: AOJu0Yzb0jughyMofvm952OGMdpe8osZMWWWRTCPDWSRqlJfKVo5Pmw8 DuyhKAdut+mveFFuMEDvCwLSSeohBtAjaCAodgGh2exBxfcf5QFs0FOzB9Fu8NcWJc0DrEeTAui 3 X-Gm-Gg: ASbGncs/KKG4Uyha45yni+P8OgcovSsdhRk7Sr4SAK0KxkWCSEEYYo5lwL3ARYnN/jf pg8H0tcutzJVrSwSp0pTXMVD6Y9pyR9NxiE65YCyFbZldeBX5hop5JNB/GObjQORWK2O75bGCFY 2GQi/m/i0gchOUiM5e1ELJXI9JGRqrUdQujWDET54TyJsXnc3MwgogtGU8HAi4cgeTMHNGao8GV OR2p1n1jbFyIjcgRDam98+IAHDUrQZyv4sWfU6EwVnUBwfXux6DpwmY8nCZK8VOeTwnFn2ddAgI 1KsjZi4YPon/eOx9Gbo/MBXSTrqfPtEZjkJUjLYbSW2/UDSSW7DP808pD+QTqrA3/AjtMy3wvtd tKkae X-Google-Smtp-Source: AGHT+IG7e3Q3dj5KdFkcFK0kkZNsQ7n4rcyUNpetxzkW6OWRUCissFclqwW1aRy2urkwgRK2/F5w3w== X-Received: by 2002:a17:907:c807:b0:acb:bbc4:3344 with SMTP id a640c23a62f3a-acbbbc43a1amr550390966b.22.1745388180459; Tue, 22 Apr 2025 23:03:00 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.. ([2.196.40.29]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-acb6ef9e7e6sm745234366b.162.2025.04.22.23.02.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Apr 2025 23:03:00 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: linux-amarula@amarulasolutions.com, Abel Vesa , Peng Fan , Stephen Boyd , Shawn Guo , Dario Binacchi , Krzysztof Kozlowski , Conor Dooley , Fabio Estevam , Krzysztof Kozlowski , Michael Turquette , Pengutronix Kernel Team , Rob Herring , Sascha Hauer , devicetree@vger.kernel.org, imx@lists.linux.dev, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH v11 03/18] dt-bindings: clock: imx8mp: add VIDEO_PLL clocks Date: Wed, 23 Apr 2025 08:02:20 +0200 Message-ID: <20250423060241.95521-4-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250423060241.95521-1-dario.binacchi@amarulasolutions.com> References: <20250423060241.95521-1-dario.binacchi@amarulasolutions.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Unlike audio_pll1 and audio_pll2, there is no video_pll2. Further, the name used in the RM is video_pll. So, let's add the IMX8MP_VIDEO_PLL[_*] definitions to be consistent with the RM and avoid misunderstandings. The IMX8MP_VIDEO_PLL1* constants have not been removed to ensure backward compatibility of the patch. No functional changes intended. Signed-off-by: Dario Binacchi Acked-by: Krzysztof Kozlowski --- (no changes since v6) Changes in v6: - Add 'Acked-by' tag of Krzysztof Kozlowski Changes in v5: - New include/dt-bindings/clock/imx8mp-clock.h | 12 ++++++++---- 1 file changed, 8 insertions(+), 4 deletions(-) diff --git a/include/dt-bindings/clock/imx8mp-clock.h b/include/dt-bindings= /clock/imx8mp-clock.h index 7da4243984b2..3235d7de3b62 100644 --- a/include/dt-bindings/clock/imx8mp-clock.h +++ b/include/dt-bindings/clock/imx8mp-clock.h @@ -16,7 +16,8 @@ #define IMX8MP_CLK_EXT4 7 #define IMX8MP_AUDIO_PLL1_REF_SEL 8 #define IMX8MP_AUDIO_PLL2_REF_SEL 9 -#define IMX8MP_VIDEO_PLL1_REF_SEL 10 +#define IMX8MP_VIDEO_PLL_REF_SEL 10 +#define IMX8MP_VIDEO_PLL1_REF_SEL IMX8MP_VIDEO_PLL_REF_SEL #define IMX8MP_DRAM_PLL_REF_SEL 11 #define IMX8MP_GPU_PLL_REF_SEL 12 #define IMX8MP_VPU_PLL_REF_SEL 13 @@ -26,7 +27,8 @@ #define IMX8MP_SYS_PLL3_REF_SEL 17 #define IMX8MP_AUDIO_PLL1 18 #define IMX8MP_AUDIO_PLL2 19 -#define IMX8MP_VIDEO_PLL1 20 +#define IMX8MP_VIDEO_PLL 20 +#define IMX8MP_VIDEO_PLL1 IMX8MP_VIDEO_PLL #define IMX8MP_DRAM_PLL 21 #define IMX8MP_GPU_PLL 22 #define IMX8MP_VPU_PLL 23 @@ -36,7 +38,8 @@ #define IMX8MP_SYS_PLL3 27 #define IMX8MP_AUDIO_PLL1_BYPASS 28 #define IMX8MP_AUDIO_PLL2_BYPASS 29 -#define IMX8MP_VIDEO_PLL1_BYPASS 30 +#define IMX8MP_VIDEO_PLL_BYPASS 30 +#define IMX8MP_VIDEO_PLL1_BYPASS IMX8MP_VIDEO_PLL_BYPASS #define IMX8MP_DRAM_PLL_BYPASS 31 #define IMX8MP_GPU_PLL_BYPASS 32 #define IMX8MP_VPU_PLL_BYPASS 33 @@ -46,7 +49,8 @@ #define IMX8MP_SYS_PLL3_BYPASS 37 #define IMX8MP_AUDIO_PLL1_OUT 38 #define IMX8MP_AUDIO_PLL2_OUT 39 -#define IMX8MP_VIDEO_PLL1_OUT 40 +#define IMX8MP_VIDEO_PLL_OUT 40 +#define IMX8MP_VIDEO_PLL1_OUT IMX8MP_VIDEO_PLL_OUT #define IMX8MP_DRAM_PLL_OUT 41 #define IMX8MP_GPU_PLL_OUT 42 #define IMX8MP_VPU_PLL_OUT 43 --=20 2.43.0