From nobody Wed Dec 17 04:17:09 2025 Received: from mail-wm1-f50.google.com (mail-wm1-f50.google.com [209.85.128.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CB8DA25F989 for ; Tue, 22 Apr 2025 11:04:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319860; cv=none; b=X1pykpFgOW1uGttnafdK/E1Wv8Bt28vDETdC7NvDJzVaErkj/O2KP2YY7YefPpLGYrmrwwRBd3mVrW8OpXAGNBrdxmiRua/Oa5KjYn2C1iEaiNz2o2NfQoYTs8x+j7USurcOD7MwGTgRV2CjiLPBOc8ufJOi6tl6pAMUmel9QOg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319860; c=relaxed/simple; bh=3N5Ve43An8QWuTz96AT+otHRgtWvki3oNy+G1iIdE5I=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Tl3wxZ3Kyd4vp8jaL0u12Ht01ZwnpKamzd2Vcl9u//G6Y51YhhfxqL1vgpFOFZjL+0wjHOlPRqQMcgG3v95CEhFcKIE8kk7pP6OsgWYZKmgKWsbAy5mIxgUHaYiX4REG4jUNBtOJy6KKtzDlhBLpuj6qzTA/AkVbVLyyGuRMmwk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Bd8ZeDW7; arc=none smtp.client-ip=209.85.128.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Bd8ZeDW7" Received: by mail-wm1-f50.google.com with SMTP id 5b1f17b1804b1-43d2d952eb1so36829815e9.1 for ; Tue, 22 Apr 2025 04:04:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745319855; x=1745924655; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=If9XTmcLRrnHI4RWCMlR8qmU9GvmhXCv57t5L47NjK4=; b=Bd8ZeDW7f4dhQh9jYp97XC/XJWxPQY6N2+xiz5ezZ6p9F3XxvGTFbIxHTU6mStgY08 YsHOYPeFd9A4Lv4yWypnPKaMwiAGWoyZVRPaTRJ4wq97gNHW3cLbvaYVmbD7R50qMVzD V5OWFDFVavDPF7s+s7yy0CH/pIpFl8v0RPsrUF/WinKgOh0AVmMQA+aGziYhUIPsVsEI J0LGxcVB2axqpHhkxiQH73edpA2qWTKcE/VfHWm7EUQcbSHhjl0Ypz43O6CVpw2O3kXt 22WfRrGoGDI4qhjKQm0cz5PY065gLn2VgsA2P//DYYrZhriwsDCIJx8jn6syHVTas4Ij 967g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745319855; x=1745924655; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=If9XTmcLRrnHI4RWCMlR8qmU9GvmhXCv57t5L47NjK4=; b=fquqkU1d4t+XzGAS8Y6h9brhQygEYHkKDteCjWHdDyh9D4HLrDSZXEbO1w+U0oEoUD 3YdAa+XPNlqSS11nKgW6Wv0hyH9M173tu2ONn9x8d6wgwaxPXMIujUmfzo5YwtEt2yqy XdU7aI2Gjp+f1MyiX+qeT+6i2jq9SdXaIreOmUyEBci2f80qXLYPZ/uYIIOVYIg0O0dc 5kL1A35tZYN7qyC5fSlD6sybhCyO9fRa4IdM2DrEj6FFDqNvnZgWMjGf/ahndWU01GGY uPU/Z/iIwpHuc5qOnR6DooXwviymWpcyR4gPv/y53E8wEoed6SqIKLd70maTSwvCjcwv ILXw== X-Forwarded-Encrypted: i=1; AJvYcCWa2FdBV53bOKfZd621Qiuz4prQKDVWgshJGvD7cKIU/uK3c639TZNq9aylpTJcPlGFDSpe2bMY5k1SVWc=@vger.kernel.org X-Gm-Message-State: AOJu0Yws8ddcElRu7RF/5LrSrCzCRGfRfW3nTbU8vmYbUWZNJV26gzOq a2BYQOAiT6hek0/gPoNOmxrbhUAAkxLgNxVOIkzJx+S6M3G2IM9R0QyvcfElsZ/VfK01c2UHnP0 u X-Gm-Gg: ASbGncuNwCMY2Sf7l7WSB4te0cnnbTfoWLvfqkZ/ybfEh9Ksx9H8xMzQeBTYPIH5Bih qIZFjDd/yD+6fNnS6yqJIZtOHv2TCw4IN6vEgOrZ707ajnK4T7URq/Xro2UrG9nWer+gW0fs6LH x6gY9gmGkRQdAJJRdDFhruoKru6iLaA5/udpN2w2YvFls2wc9RdCIRVv8RhbPFjAmNunVV0llOb 0DxkLAG3olVfPKZkigZVIoSNMNXEpokKveAJBkbaFIr/jgM2KZEMtuG0jer/bVWPJg/NWr88u/K xQVA4UByuuCxhJEluw59YAQ0gx5omIdD0TP2XiMk/vcuyGm6e6Bv6Ak= X-Google-Smtp-Source: AGHT+IE+wbZyfYA3nAUWkN+o2Qxtu9mdlvLXjFSbTaFocunOJ/i9+w5AijAEZ8JK3UwFV4KzSXhObQ== X-Received: by 2002:a05:600c:3acf:b0:43d:209:21fd with SMTP id 5b1f17b1804b1-4406ac2040dmr136456695e9.30.1745319854870; Tue, 22 Apr 2025 04:04:14 -0700 (PDT) Received: from [127.0.0.2] ([2a02:2454:ff21:ef41:8847:e39a:2a2f:e614]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4406d5acddfsm169609725e9.15.2025.04.22.04.04.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Apr 2025 04:04:14 -0700 (PDT) From: Stephan Gerhold Date: Tue, 22 Apr 2025 13:03:48 +0200 Subject: [PATCH v2 1/6] arm64: dts: qcom: msm8916/39: Move UART pinctrl to board files Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250422-msm8916-console-pinctrl-v2-1-f345b7a53c91@linaro.org> References: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> In-Reply-To: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sam Day , Casey Connolly , Konrad Dybcio X-Mailer: b4 0.14.2 In preparation of adding a new console UART specific pinctrl template, move the pinctrl reference to the board DT part. This forces people porting new boards to consider what exactly they need for their board. No functional change for the boards upstream. Reviewed-by: Konrad Dybcio Signed-off-by: Stephan Gerhold --- The ordering of the pinctrl before/after the "status" property matches the existing style of the files. --- arch/arm64/boot/dts/qcom/apq8016-sbc.dts | 6 ++++++ arch/arm64/boot/dts/qcom/apq8016-schneider-hmibsc.dts | 6 ++++++ arch/arm64/boot/dts/qcom/apq8039-t2.dts | 6 ++++++ arch/arm64/boot/dts/qcom/msm8916-acer-a1-724.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-alcatel-idol347.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-asus-z00l.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-gplus-fl8005a.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-huawei-g7.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-lg-c50.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-lg-m216.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-longcheer-l8150.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-longcheer-l8910.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-motorola-common.dtsi | 3 +++ arch/arm64/boot/dts/qcom/msm8916-mtp.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi | 3 +++ arch/arm64/boot/dts/qcom/msm8916-samsung-fortuna-common.dtsi | 3 +++ arch/arm64/boot/dts/qcom/msm8916-samsung-gt5-common.dtsi | 3 +++ arch/arm64/boot/dts/qcom/msm8916-samsung-j5-common.dtsi | 3 +++ arch/arm64/boot/dts/qcom/msm8916-samsung-serranove.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916-ufi.dtsi | 3 +++ arch/arm64/boot/dts/qcom/msm8916-wingtech-wt865x8.dtsi | 3 +++ arch/arm64/boot/dts/qcom/msm8916-wingtech-wt88047.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8916.dtsi | 6 ------ arch/arm64/boot/dts/qcom/msm8939-huawei-kiwi.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8939-longcheer-l9100.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8939-samsung-a7.dts | 3 +++ arch/arm64/boot/dts/qcom/msm8939-wingtech-wt82918.dtsi | 3 +++ arch/arm64/boot/dts/qcom/msm8939.dtsi | 6 ------ 28 files changed, 87 insertions(+), 12 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/apq8016-sbc.dts b/arch/arm64/boot/dts= /qcom/apq8016-sbc.dts index aba08424aa38439952f959f79a9ded2201de1f7c..6175b1b9d7c6e82ef8ed3b6198b= 4b8cef81514d8 100644 --- a/arch/arm64/boot/dts/qcom/apq8016-sbc.dts +++ b/arch/arm64/boot/dts/qcom/apq8016-sbc.dts @@ -222,11 +222,17 @@ &blsp_spi5 { &blsp_uart1 { status =3D "okay"; label =3D "LS-UART0"; + pinctrl-0 =3D <&blsp_uart1_default>; + pinctrl-1 =3D <&blsp_uart1_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &blsp_uart2 { status =3D "okay"; label =3D "LS-UART1"; + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &camss { diff --git a/arch/arm64/boot/dts/qcom/apq8016-schneider-hmibsc.dts b/arch/a= rm64/boot/dts/qcom/apq8016-schneider-hmibsc.dts index 75c6137e5a11dd5c738681d676dfc9b014efb34c..7a03893530c7b89705f5544491c= 14edd7120acdc 100644 --- a/arch/arm64/boot/dts/qcom/apq8016-schneider-hmibsc.dts +++ b/arch/arm64/boot/dts/qcom/apq8016-schneider-hmibsc.dts @@ -190,11 +190,17 @@ tpm@0 { }; =20 &blsp_uart1 { + pinctrl-0 =3D <&blsp_uart1_default>; + pinctrl-1 =3D <&blsp_uart1_sleep>; + pinctrl-names =3D "default", "sleep"; label =3D "UART0"; status =3D "okay"; }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; label =3D "UART1"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/apq8039-t2.dts b/arch/arm64/boot/dts/= qcom/apq8039-t2.dts index 4f82bb668616f942d65f59a6f418cf38f404df32..f656eca59ee23a6d19450b4d3fe= e7a661b002709 100644 --- a/arch/arm64/boot/dts/qcom/apq8039-t2.dts +++ b/arch/arm64/boot/dts/qcom/apq8039-t2.dts @@ -116,6 +116,9 @@ &blsp_i2c5 { }; =20 &blsp_uart1 { + pinctrl-0 =3D <&blsp_uart1_default>; + pinctrl-1 =3D <&blsp_uart1_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 @@ -128,6 +131,9 @@ &blsp_uart1_sleep { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-acer-a1-724.dts b/arch/arm64/= boot/dts/qcom/msm8916-acer-a1-724.dts index b4ce14a79370bc16b7d8fe144e56f4bb27e01534..9b82468ace3edfe8d808492b83e= 7753d3314e7af 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-acer-a1-724.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-acer-a1-724.dts @@ -133,6 +133,9 @@ touchscreen@38 { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-alcatel-idol347.dts b/arch/ar= m64/boot/dts/qcom/msm8916-alcatel-idol347.dts index 3459145516a12ae8e054e24b3ed9b73f9d79905a..1c2f8e8f9b263b024cc7c239447= e7158262b0c1c 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-alcatel-idol347.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-alcatel-idol347.dts @@ -214,6 +214,9 @@ led@1 { =20 &blsp_uart2 { status =3D "okay"; + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &mpss_mem { diff --git a/arch/arm64/boot/dts/qcom/msm8916-asus-z00l.dts b/arch/arm64/bo= ot/dts/qcom/msm8916-asus-z00l.dts index 77618c7374dfe29cf5660e0834aa2b0fa6f3d67c..f7a9ee0dba09eef83e9b4149856= cdefa0ae3fd4b 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-asus-z00l.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-asus-z00l.dts @@ -130,6 +130,9 @@ touchscreen@38 { =20 &blsp_uart2 { status =3D "okay"; + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &mpss_mem { diff --git a/arch/arm64/boot/dts/qcom/msm8916-gplus-fl8005a.dts b/arch/arm6= 4/boot/dts/qcom/msm8916-gplus-fl8005a.dts index f7be7e3718209b9ca96afb13ea1aca05e1388225..e5ca1ca0d9976a0d36af5359e70= 5ca7b2070122b 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-gplus-fl8005a.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-gplus-fl8005a.dts @@ -131,6 +131,9 @@ touchscreen@38 { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-huawei-g7.dts b/arch/arm64/bo= ot/dts/qcom/msm8916-huawei-g7.dts index bf7fc89dd106f670e7cda270c7284a6a3d7d052d..f75e60b5d1b3b40673cb0639a3f= 8d0056d037a02 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-huawei-g7.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-huawei-g7.dts @@ -214,6 +214,9 @@ nfc@28 { =20 &blsp_uart2 { status =3D "okay"; + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &lpass { diff --git a/arch/arm64/boot/dts/qcom/msm8916-lg-c50.dts b/arch/arm64/boot/= dts/qcom/msm8916-lg-c50.dts index a823a1c4020894edf845130e72803b48dbd24ac8..7c49b4cb27cb5a9914b38865596= eb27541f390fd 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-lg-c50.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-lg-c50.dts @@ -59,6 +59,9 @@ reg_sd_vmmc: regulator-sdcard-vmmc { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-lg-m216.dts b/arch/arm64/boot= /dts/qcom/msm8916-lg-m216.dts index 07345e694f6f46bbf71ed3c551b2a80d5f352d2c..6e55d37f588c9b829bb594ff156= cda6cb8b6caf2 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-lg-m216.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-lg-m216.dts @@ -112,6 +112,9 @@ touchscreen@34 { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8150.dts b/arch/ar= m64/boot/dts/qcom/msm8916-longcheer-l8150.dts index 7f0c2c1b8a94b2c4d79e5e0b2b7188f4e2b2d281..4576178cc9b0936a7356b9852fc= 003fe949ed903 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8150.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8150.dts @@ -254,6 +254,9 @@ rmi4-f12@12 { =20 &blsp_uart2 { status =3D "okay"; + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &pm8916_bms { diff --git a/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8910.dts b/arch/ar= m64/boot/dts/qcom/msm8916-longcheer-l8910.dts index 2cc54eaf72027a213f9d779c57fa22386bda934a..e0dacdf552452a36cbdb041b37d= 68eb4d661e6c8 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8910.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8910.dts @@ -178,6 +178,9 @@ imu@68 { =20 &blsp_uart2 { status =3D "okay"; + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &mpss_mem { diff --git a/arch/arm64/boot/dts/qcom/msm8916-motorola-common.dtsi b/arch/a= rm64/boot/dts/qcom/msm8916-motorola-common.dtsi index 6a27d0ecd2ad23b462191a5a328a49a76ab13b42..48134e5ff524fd5708db7b9c3a5= 67ec3f751868c 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-motorola-common.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-motorola-common.dtsi @@ -69,6 +69,9 @@ rmi4-f11@11 { }; =20 &blsp_uart1 { + pinctrl-0 =3D <&blsp_uart1_default>; + pinctrl-1 =3D <&blsp_uart1_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-mtp.dts b/arch/arm64/boot/dts= /qcom/msm8916-mtp.dts index c11a845e91bb5029e89905ec7dee3b07646dd4cb..c115142df364e99a4f566775d4d= 1679e6a8920e2 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-mtp.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-mtp.dts @@ -23,5 +23,8 @@ chosen { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi b/a= rch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi index e6355e5e2177df9e3beba6b2d96a15fb069ce57a..58a548d220a485e9a92c012c152= 9e3fe838d6c9f 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi @@ -302,6 +302,9 @@ charger: charger { =20 &blsp_uart2 { status =3D "okay"; + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &gpu { diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-fortuna-common.dtsi b= /arch/arm64/boot/dts/qcom/msm8916-samsung-fortuna-common.dtsi index 7a7e99b015d9bf9686d2b41f7efb76a093c1730d..4290ae7782d659eb0d259482571= 7ffaf4c84076b 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-fortuna-common.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-fortuna-common.dtsi @@ -304,6 +304,9 @@ charger: charger { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-gt5-common.dtsi b/arc= h/arm64/boot/dts/qcom/msm8916-samsung-gt5-common.dtsi index fbd2caf405d5f686a40a59ff7e0bfc78f164e03c..30e34574999c52f7ea99c9bd7af= 41101e5d4d4d0 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-gt5-common.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-gt5-common.dtsi @@ -116,6 +116,9 @@ fuelgauge@36 { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-j5-common.dtsi b/arch= /arm64/boot/dts/qcom/msm8916-samsung-j5-common.dtsi index 5ca2ada266f495e4584a5143a8cce6f1f1c4ad78..d4af7856f5f3a70160774d1637e= 39e19d163725d 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-j5-common.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-j5-common.dtsi @@ -135,6 +135,9 @@ touchscreen: touchscreen@50 { =20 &blsp_uart2 { status =3D "okay"; + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &mpss_mem { diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-serranove.dts b/arch/= arm64/boot/dts/qcom/msm8916-samsung-serranove.dts index caad1dead2e03c30dd6eb09b457439a9b0446126..45c3b3387b52030a6475ae0da2a= 2c89ea98ca6c1 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-serranove.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-serranove.dts @@ -319,6 +319,9 @@ rt5033_charger: charger { =20 &blsp_uart2 { status =3D "okay"; + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &gpu { diff --git a/arch/arm64/boot/dts/qcom/msm8916-ufi.dtsi b/arch/arm64/boot/dt= s/qcom/msm8916-ufi.dtsi index c77ed04bb6c36dbc0cb7c0b09f50d1f18aafa4c9..2bfe56da8f6c624ed97d8a5750d= 12c59c039c874 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-ufi.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-ufi.dtsi @@ -72,6 +72,9 @@ &bam_dmux_dma { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt865x8.dtsi b/arch/= arm64/boot/dts/qcom/msm8916-wingtech-wt865x8.dtsi index 1a7c347dc3f08409f7db3b246c04687c666bba32..f5caac42bbad106f86448c217aa= 1472a32fbeaa6 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt865x8.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt865x8.dtsi @@ -93,6 +93,9 @@ touchscreen@38 { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt88047.dts b/arch/a= rm64/boot/dts/qcom/msm8916-wingtech-wt88047.dts index 510b3b3c4e3c4223c64bcfa563e0e080d033d7b7..10d0974334abf0e501ec97e2de4= 87f40c1507f82 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt88047.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt88047.dts @@ -169,6 +169,9 @@ led@2 { =20 &blsp_uart2 { status =3D "okay"; + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; }; =20 &mpss_mem { diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qc= om/msm8916.dtsi index c89f9e92e832eae8f630555e9e7f5817d6731d4d..733c17d0495617e683d362d7b7a= ae59078f2a0b0 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -2159,9 +2159,6 @@ blsp_uart1: serial@78af000 { clock-names =3D "core", "iface"; dmas =3D <&blsp_dma 0>, <&blsp_dma 1>; dma-names =3D "tx", "rx"; - pinctrl-names =3D "default", "sleep"; - pinctrl-0 =3D <&blsp_uart1_default>; - pinctrl-1 =3D <&blsp_uart1_sleep>; status =3D "disabled"; }; =20 @@ -2173,9 +2170,6 @@ blsp_uart2: serial@78b0000 { clock-names =3D "core", "iface"; dmas =3D <&blsp_dma 2>, <&blsp_dma 3>; dma-names =3D "tx", "rx"; - pinctrl-names =3D "default", "sleep"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; status =3D "disabled"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8939-huawei-kiwi.dts b/arch/arm64/= boot/dts/qcom/msm8939-huawei-kiwi.dts index 3cec51891aed95968f7b5cb099ae2107691635fb..9f647027d082864ccaa240f7118= f20a8d19f6a4a 100644 --- a/arch/arm64/boot/dts/qcom/msm8939-huawei-kiwi.dts +++ b/arch/arm64/boot/dts/qcom/msm8939-huawei-kiwi.dts @@ -126,6 +126,9 @@ touchscreen@1c { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8939-longcheer-l9100.dts b/arch/ar= m64/boot/dts/qcom/msm8939-longcheer-l9100.dts index b845da4fa23e612f04cf8a8f15b8892e396a8c41..f59647b5b7dfdd7bf630f9d180b= b56a10a3ea0a3 100644 --- a/arch/arm64/boot/dts/qcom/msm8939-longcheer-l9100.dts +++ b/arch/arm64/boot/dts/qcom/msm8939-longcheer-l9100.dts @@ -243,6 +243,9 @@ touchscreen@4a { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8939-samsung-a7.dts b/arch/arm64/b= oot/dts/qcom/msm8939-samsung-a7.dts index ceba6e73b2112687d16ee595003c80ea1a93143a..3d9cbe7fdad8808968190d7a744= bab29eeb0e827 100644 --- a/arch/arm64/boot/dts/qcom/msm8939-samsung-a7.dts +++ b/arch/arm64/boot/dts/qcom/msm8939-samsung-a7.dts @@ -373,6 +373,9 @@ charger: charger { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8939-wingtech-wt82918.dtsi b/arch/= arm64/boot/dts/qcom/msm8939-wingtech-wt82918.dtsi index 800e0747a2f79f6ef9a7d86d56c1a2006207b1c7..cbefe34327ba7b04ea57032c68d= d69642e6d1685 100644 --- a/arch/arm64/boot/dts/qcom/msm8939-wingtech-wt82918.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8939-wingtech-wt82918.dtsi @@ -126,6 +126,9 @@ touchscreen: touchscreen@38 { }; =20 &blsp_uart2 { + pinctrl-0 =3D <&blsp_uart2_default>; + pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8939.dtsi b/arch/arm64/boot/dts/qc= om/msm8939.dtsi index ca478db63be4578b92d85e178548c5e16b29bf03..67ff2ffc6e455fa5ad8a664a161= 873507cab6391 100644 --- a/arch/arm64/boot/dts/qcom/msm8939.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8939.dtsi @@ -1770,9 +1770,6 @@ blsp_uart1: serial@78af000 { clock-names =3D "core", "iface"; dmas =3D <&blsp_dma 0>, <&blsp_dma 1>; dma-names =3D "tx", "rx"; - pinctrl-0 =3D <&blsp_uart1_default>; - pinctrl-1 =3D <&blsp_uart1_sleep>; - pinctrl-names =3D "default", "sleep"; status =3D "disabled"; }; =20 @@ -1784,9 +1781,6 @@ blsp_uart2: serial@78b0000 { clock-names =3D "core", "iface"; dmas =3D <&blsp_dma 2>, <&blsp_dma 3>; dma-names =3D "tx", "rx"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; - pinctrl-names =3D "default", "sleep"; status =3D "disabled"; }; =20 --=20 2.47.2 From nobody Wed Dec 17 04:17:09 2025 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8EB4B27585B for ; Tue, 22 Apr 2025 11:04:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319861; cv=none; b=k7vOnsXP3Z4qKw/GQsLA93HlDBHYG5C4/ksmeXKvSQlCyzHIg1Mqe9J20bHhZYg9OBTmOXOzcjcwcaNyN0xFQggXidl799IS3YpRqaMsp0vWd0icKekkiJTRC8uUOIgRU+JdQYqtSFMlCRL+SYNerwXS+0zeIab4z/806dadGSQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319861; c=relaxed/simple; bh=gnvuDCE5wViTdfpznP4LcSJNqnBDKqvPjeQY9ED8tTs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ak1gP5jLc0eWtkEp3ZATWmGOn/kW19P7zsd/ShZteF+dpriQtzSHIGI1XDG0Mi8VKmvSJHSL587dyGb9rwZZ8nipJjqFOkc02IEqVhuoCvaTTgZsHbq7n8cEA2UytuasuOFiKwZJbzEF/NNBlpDMXAKxmSN7q5tZpZz0go8tQJY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=pheps0XH; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="pheps0XH" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-43edecbfb94so52466235e9.1 for ; Tue, 22 Apr 2025 04:04:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745319857; x=1745924657; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=IiqqHSuVE8a9FO+9GPj44bI8F9P4MidkfuEFeuU5jmU=; b=pheps0XHTbHbiUw+LxFV+oRZJkK2a4Zy0crWSL90FrSOQPHSqgDiBZwd7hCDIL9IQS F1bN57UE/h85RLAb9rOAl63p37OnRQe+ixPYtfRjuWVT+ruxYv8q50D6jpj6aRy0KFfN o2z57INHdZTdYrjYLtB6ayDcDOVOfdsavF0B2GdCy4Sr1snZotNwUWd49a5A14OIwFhH QSfTeYVbgxlzqQvFJWBxmHgDbc+6toWdpKueWCslk6PoHbk1a5kBawiZ3eVcvN7I2ps+ 0sT9U5kI5cMdwHmizs33mChZm2iOqEZ6sN90lzx/n8p+AT+5fo+vF0QSbijwZvdgP1aG Rx4g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745319857; x=1745924657; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=IiqqHSuVE8a9FO+9GPj44bI8F9P4MidkfuEFeuU5jmU=; b=ebSYh2z6xAdpUkdbedbbP7U9Z7NZyDPgyleynvYxrh1nsxLYUDtf5Z77ndiCjZ7Fw3 FcXDrE6jf5GiG5SUlRQDUosRb87FUZTHVa+p1ol8+cvrOo8guuCI5UNa04/fUfLeRw/+ GJfX05b8ojcnaqD9U4T7pTJt11X+Rmlcoc8t+8pH3harYBUWZ/9sJA5Jl+g91uzqGMzz ZqGoGrlG9mF7wHfUJdK+z3BTEVnKUmPzT1FZJZt6ED5ccIJ+AtbpGM7WKHo/nVHQwjsX +TBosH5O8yv/Z09GfvGYGakEaSYerdURc8qcJBVDNZMZLe0hNmE68w5NQd4TKlmyzkIy Guvg== X-Forwarded-Encrypted: i=1; AJvYcCVdhanfK3XCgVqWhf0XNn8ywoqyGu1RSKZk/IIYzCS2VvNfGtzElBw9eYMLRdz7eolnQfIfVHTDiRF1nU8=@vger.kernel.org X-Gm-Message-State: AOJu0Yxk5aRlb7eYIQ/UwJSL9poMxxjV7zbpCN447KSICmRRW0WBj5U2 jyr6E0COGq4+EFrP+gswV492vZfUjDeCaM0As0aV91AFnjBvSS9flAjPxI4QQ38= X-Gm-Gg: ASbGnctdv+n0yHtr8Uu21DVF5ii2dzk85v6EFyY1i0vBWxOdCKpcJ96+TmmCx8IsG+P bPw7fO5W+rJpuZdr0dJ7AAPph9KyKtTCGLkhivtYTVrwspdl6fubL1dk3zui6bcvVC90IWnFfH+ CCVhmxtRya878vZvqTC+XsdG/jAsw+fEFI3RmrKha0yS9tz4NREGdVxVIl3/R4HnmDnvaveuL12 F3tbcUR/RBCwBdJSaeUATgYRFcbRFb2Y49tXaEtZyfkGFMjiNxANDytUw8wGA4nDWxh+gtihcBQ ovCaAz/HHBDwMLeFs0LiqQkvoU06nbmnX1Qu2Vfmi3Tp/EZJKRCQvEQ= X-Google-Smtp-Source: AGHT+IFhIj/+fxqFFGCZWpI1l3XTSVLaNNlkDp5FGsKsa9Jqm21q7ahc253exL1WWtl/0BYNjY8s7w== X-Received: by 2002:a05:600c:3487:b0:43e:a7c9:8d2b with SMTP id 5b1f17b1804b1-4406abfab7dmr122554515e9.24.1745319856605; Tue, 22 Apr 2025 04:04:16 -0700 (PDT) Received: from [127.0.0.2] ([2a02:2454:ff21:ef41:8847:e39a:2a2f:e614]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4406d5acddfsm169609725e9.15.2025.04.22.04.04.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Apr 2025 04:04:16 -0700 (PDT) From: Stephan Gerhold Date: Tue, 22 Apr 2025 13:03:49 +0200 Subject: [PATCH v2 2/6] arm64: dts: qcom: msm8916/39: Introduce new UART console pinctrl Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250422-msm8916-console-pinctrl-v2-2-f345b7a53c91@linaro.org> References: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> In-Reply-To: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sam Day , Casey Connolly , Konrad Dybcio X-Mailer: b4 0.14.2 At the moment, msm8916/39.dtsi have two inconsistent UART pinctrl templates that are used by all the boards: - &blsp_uart1_default configures all 4 pins (TX, RX, CTS, RTS), some boards then limit this to just RX and TX - &blsp_uart2_default only configures 2 pins (TX, RX), even though UART2 also supports CTS/RTS It's difficult to define a generic pinctrl template for all UART use cases, since they are quite different in practice. The main use case for most of the 40+ MSM8916/39-based boards upstream is the UART debug console. The current generic template is lacking some properties to work properly: - bias-pull-up for RX: Generally, UART is push-pull and does not need pull up/down. Both sides drive TX, so RX should never be floating. This is why the current pinctrl in msm8916/39.dtsi uses bias-disable. However, this assumes that UART is always connected. For the debug console this will be rarely the case on mobile devices, only during debugging sessions. The rest of the time, the RX pin is floating. This has never caused massive problems, but it's obvious now that this needs fixing: (1) In U-Boot, we have been fighting with problems with autoboot for years. Most of the time, there is a single \0 byte ("break event") read during boot, which interrupts the autoboot process. I tried to work around that by inserting some random delay [1], but it turned out this is also not working reliably on all boards. What happens is: Since RX is floating, it switches randomly between high or low. A long low state is interpreted as "break event" (\0). (2) In postmarketOS, we used to have the "magic SysRq key" enabled by default for the serial console. We had to disable this at some point, because there was a small number of users who were reporting sysrq spam in the kernel log, possibly even crashes/panics triggered by sysrq. What likely happened is: SysRq is triggered by sending a "break event", like in (1). With enough luck, you could even trigger any of the SysRq actions if the RX pin switches between high and low (e.g. because of noise introduced by the LTE radio close by). We can fix this using bias-pull-up, but this may be unneeded, unexpected, or even unwanted for other UART use cases. - bootph-all: U-Boot needs to know which pinctrl to apply during early boot stages, so we should specify "bootph-all" for the console UART pinctrl. Without bootph-all, the bias-pull-up won't be applied early enough in U-Boot to avoid the problem with autoboot in point (1) above. It doesn't make sense to specify this for the other UART instances. bootph-all is a generic property documented in dt-schema bootph.yaml. Define these two additional properties only for the debug UART console, by defining a new pinctrl template specifically for that. In the following commits, boards will be converted to use these where appropriate. [1]: https://source.denx.de/u-boot/u-boot/-/commit/ad7e967738a9c639e07cf50b= 83ffccdf9a8537b0 Reviewed-by: Konrad Dybcio Signed-off-by: Stephan Gerhold --- arch/arm64/boot/dts/qcom/msm8916.dtsi | 45 +++++++++++++++++++++++++++++++= +++- arch/arm64/boot/dts/qcom/msm8939.dtsi | 45 +++++++++++++++++++++++++++++++= +++- 2 files changed, 88 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qc= om/msm8916.dtsi index 733c17d0495617e683d362d7b7aae59078f2a0b0..07ae0b921afa1fec7350467cf1b= 299fe91112a60 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -1247,6 +1247,31 @@ blsp_uart1_sleep: blsp-uart1-sleep-state { bias-pull-down; }; =20 + blsp_uart1_console_default: blsp-uart1-console-default-state { + tx-pins { + pins =3D "gpio0"; + function =3D "blsp_uart1"; + drive-strength =3D <16>; + bias-disable; + bootph-all; + }; + + rx-pins { + pins =3D "gpio1"; + function =3D "blsp_uart1"; + drive-strength =3D <16>; + bias-pull-up; + bootph-all; + }; + }; + + blsp_uart1_console_sleep: blsp-uart1-console-sleep-state { + pins =3D "gpio0", "gpio1"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + blsp_uart2_default: blsp-uart2-default-state { pins =3D "gpio4", "gpio5"; function =3D "blsp_uart2"; @@ -1254,7 +1279,25 @@ blsp_uart2_default: blsp-uart2-default-state { bias-disable; }; =20 - blsp_uart2_sleep: blsp-uart2-sleep-state { + blsp_uart2_console_default: blsp-uart2-console-default-state { + tx-pins { + pins =3D "gpio4"; + function =3D "blsp_uart2"; + drive-strength =3D <16>; + bias-disable; + bootph-all; + }; + + rx-pins { + pins =3D "gpio5"; + function =3D "blsp_uart2"; + drive-strength =3D <16>; + bias-pull-up; + bootph-all; + }; + }; + + blsp_uart2_sleep: blsp_uart2_console_sleep: blsp-uart2-sleep-state { pins =3D "gpio4", "gpio5"; function =3D "gpio"; drive-strength =3D <2>; diff --git a/arch/arm64/boot/dts/qcom/msm8939.dtsi b/arch/arm64/boot/dts/qc= om/msm8939.dtsi index 67ff2ffc6e455fa5ad8a664a161873507cab6391..52a99aea210e04f04f3d25696ec= d6b9c604c743a 100644 --- a/arch/arm64/boot/dts/qcom/msm8939.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8939.dtsi @@ -919,6 +919,31 @@ blsp_uart1_sleep: blsp-uart1-sleep-state { bias-pull-down; }; =20 + blsp_uart1_console_default: blsp-uart1-console-default-state { + tx-pins { + pins =3D "gpio0"; + function =3D "blsp_uart1"; + drive-strength =3D <16>; + bias-disable; + bootph-all; + }; + + rx-pins { + pins =3D "gpio1"; + function =3D "blsp_uart1"; + drive-strength =3D <16>; + bias-pull-up; + bootph-all; + }; + }; + + blsp_uart1_console_sleep: blsp-uart1-console-sleep-state { + pins =3D "gpio0", "gpio1"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + blsp_uart2_default: blsp-uart2-default-state { pins =3D "gpio4", "gpio5"; function =3D "blsp_uart2"; @@ -926,7 +951,25 @@ blsp_uart2_default: blsp-uart2-default-state { bias-disable; }; =20 - blsp_uart2_sleep: blsp-uart2-sleep-state { + blsp_uart2_console_default: blsp-uart2-console-default-state { + tx-pins { + pins =3D "gpio4"; + function =3D "blsp_uart2"; + drive-strength =3D <16>; + bias-disable; + bootph-all; + }; + + rx-pins { + pins =3D "gpio5"; + function =3D "blsp_uart2"; + drive-strength =3D <16>; + bias-pull-up; + bootph-all; + }; + }; + + blsp_uart2_sleep: blsp_uart2_console_sleep: blsp-uart2-sleep-state { pins =3D "gpio4", "gpio5"; function =3D "gpio"; drive-strength =3D <2>; --=20 2.47.2 From nobody Wed Dec 17 04:17:09 2025 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 925472777E2 for ; Tue, 22 Apr 2025 11:04:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319864; cv=none; b=bwcNfVv5DDgj6WPRQufHi5HsH7y+Amk6/pAY11ThkQIVRqjH2+3V+/sK3Xpw2+SdFtdJAcFmSScGwcnNDT31N+ci6QiHf5C9HlJcifZI8H1FI59xfhToFwERhzZ/gbtlsvEkNDf66seYX20e8yiSdcEsoEIR81V2SrM8FH8B0Mo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319864; c=relaxed/simple; bh=XiZw/bl3+FRz/ncOj2kCvqsu7TN908YERvCQ+lpWdIQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=QsL1coN24QtGyA3jBh0n75xny6fNRpORNu9F4ij6e89BVCWNnaLe4HuGSw1xZaRV9rt0M4nIBURj4e5oLiGRDI9bdDmMotG/+OK7L0Jm+t4pBOnaMNL2yuAPetgWL5slWYRknW7/pP1ri0saC0mV5yoJ3Y6vh240L7iViXuFb/M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=YBdbl/SY; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="YBdbl/SY" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-440685d6afcso46821055e9.0 for ; Tue, 22 Apr 2025 04:04:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745319858; x=1745924658; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7FvFlx2Xo06XMz6Uxic3GB1TmcNDS/DWeS+B6h4n0GU=; b=YBdbl/SYPhRxpeuIXM4Vpdq7yngH+013Kj1wp6VTDaR3YWD+KqiqHMgX6vkHZwR6Qe DoYxx+i9vAqzGsBegawvGwcrcL4GPOfDjFZMEIgtl2lqZySvfrkQS9hRvHC/i8S3vJ06 Yfxuuv1FPBsXWlMZWWaymzFhtZIcu9/PI/y444iDHqLHTo7thwG3sLrLie+oyO7IqJ6d ac1wnTB6rEl7gwuiLxDkng5bsdHt07U2AmWxglAsxtWwCjjA0UvWeKVZ4dbl/SVhiYgR h4UoOaNAw2d5lW+m9tUnx8pIAOiHAVBmOU6GPQmvQPnnPz4HELhtHgApmEua+FHL8D6a y0Tw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745319858; x=1745924658; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7FvFlx2Xo06XMz6Uxic3GB1TmcNDS/DWeS+B6h4n0GU=; b=Jxqia+G07A+84xNw2LCNsSCfnaUKY1kx81ZnrLqmGIdwvV4e665+po62RQRafo9C8b jVCwmLoYtpObtVPoAplTGIkta/WAZFHSQybH4/PaSHVxaCJczBjzZ5Rqr7JTiAqXdBuj fA/oHt/clQRJWCJUdXovvhE40UEnqvqE+0+xHexewzqMQC11wz+gcAxCIqx8jqs3SZZw cbO36MlhJ6fc0g5iy196p3y+wirkoBRVeSGDCXzAqutMWy91VOcT09ak4tONSqXuIPEv wF4CNC3yLB0NKMOwuN1ZmI5c3Uj+xvex6TyQohNSwm9JKNUjSQif5m1Ew2loKnHjeSxz K5Dg== X-Forwarded-Encrypted: i=1; AJvYcCV3JKsVNuZlN8KTOJ4n658RTB5oEq1hBk+tbSpwZBCjamwb0rykiKdxvp/FS2osBrqlI5vPs2JH7dTiPiw=@vger.kernel.org X-Gm-Message-State: AOJu0Yzh04b5KuIbmL3p31L6K4ppMQJME8pncYIQwQzmCevODtohOYQh TWcxs20qUgrBiYsk4+HOPHEro8QfxTx4N2jvLdxApkaZzHIBH3YxoX1tL/sQFek= X-Gm-Gg: ASbGnctva1bPUrAoTj/9yuoDFAhKDJw5rP97jwSZZNvD7+3exogs78YNR+2l0HbsbED T+2L6tCSLHhqnZ2ZQECd7s8vzXnvtVr825rgC4qCTJUakRoAh9RkErEIXWKJl20Cd4pBc4btnRG EIUu6CZ6ulO/iDYD5LU4laD7JwjQkTf89gZ8VaN0vh/KX6AwQCxiltd67W4aW9C+EZ+tYcHtNv6 9n1kvNwYY3ChM8oKKjmBlIQM3o8kRYmkRwMkVWKKysoZs35Ci8lV2gx1mcADT5+WWqe6Ewblsr9 4sX6nhYo0/nPuchsCQIpKcVkb9ydi2wRJtnjTL2wC8fU4oXVBGOyuh4= X-Google-Smtp-Source: AGHT+IGfT0KPO/jgOOH8QMew6ldUnuUDm8EWrbRN8Hewryv1SFrpGye5tTn/0AvzjhnHWJgyFM02vg== X-Received: by 2002:a05:600c:3107:b0:43d:fa59:be38 with SMTP id 5b1f17b1804b1-4406ac1a119mr120959805e9.32.1745319857586; Tue, 22 Apr 2025 04:04:17 -0700 (PDT) Received: from [127.0.0.2] ([2a02:2454:ff21:ef41:8847:e39a:2a2f:e614]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4406d5acddfsm169609725e9.15.2025.04.22.04.04.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Apr 2025 04:04:17 -0700 (PDT) From: Stephan Gerhold Date: Tue, 22 Apr 2025 13:03:50 +0200 Subject: [PATCH v2 3/6] arm64: dts: qcom: msm8919/39: Use UART2 console pinctrl where appropriate Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250422-msm8916-console-pinctrl-v2-3-f345b7a53c91@linaro.org> References: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> In-Reply-To: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sam Day , Casey Connolly , Konrad Dybcio X-Mailer: b4 0.14.2 Convert the majority of MSM8916/39-based boards, which use UART2 with 2 pins (TX, RX) for the debug UART console. This adds the needed bias-pull-up and bootph-all properties to avoid garbage input when UART is disconnected. apq8016-schneider-hmibsc.dts does not use UART2 as a debug console, so it's left as-is in this commit. Reviewed-by: Konrad Dybcio Signed-off-by: Stephan Gerhold --- arch/arm64/boot/dts/qcom/apq8016-sbc.dts | 4 ++-- arch/arm64/boot/dts/qcom/apq8039-t2.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-acer-a1-724.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-alcatel-idol347.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-asus-z00l.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-gplus-fl8005a.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-huawei-g7.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-lg-c50.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-lg-m216.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-longcheer-l8150.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-longcheer-l8910.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-mtp.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-samsung-fortuna-common.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-samsung-gt5-common.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-samsung-j5-common.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-samsung-serranove.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-ufi.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-wingtech-wt865x8.dtsi | 4 ++-- arch/arm64/boot/dts/qcom/msm8916-wingtech-wt88047.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8939-huawei-kiwi.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8939-longcheer-l9100.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8939-samsung-a7.dts | 4 ++-- arch/arm64/boot/dts/qcom/msm8939-wingtech-wt82918.dtsi | 4 ++-- 24 files changed, 48 insertions(+), 48 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/apq8016-sbc.dts b/arch/arm64/boot/dts= /qcom/apq8016-sbc.dts index 6175b1b9d7c6e82ef8ed3b6198b4b8cef81514d8..f12a5e2b1e8c2cce6e85b8444c9= 7a7e0d7b7c58f 100644 --- a/arch/arm64/boot/dts/qcom/apq8016-sbc.dts +++ b/arch/arm64/boot/dts/qcom/apq8016-sbc.dts @@ -230,8 +230,8 @@ &blsp_uart1 { &blsp_uart2 { status =3D "okay"; label =3D "LS-UART1"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/apq8039-t2.dts b/arch/arm64/boot/dts/= qcom/apq8039-t2.dts index f656eca59ee23a6d19450b4d3fee7a661b002709..4aa0ad19bc0f7fde6f5f3a93cdb= 6be19fb4f1f65 100644 --- a/arch/arm64/boot/dts/qcom/apq8039-t2.dts +++ b/arch/arm64/boot/dts/qcom/apq8039-t2.dts @@ -131,8 +131,8 @@ &blsp_uart1_sleep { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-acer-a1-724.dts b/arch/arm64/= boot/dts/qcom/msm8916-acer-a1-724.dts index 9b82468ace3edfe8d808492b83e7753d3314e7af..3a6eba904641c65ee8e982774f4= 122ef9ddb3704 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-acer-a1-724.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-acer-a1-724.dts @@ -133,8 +133,8 @@ touchscreen@38 { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-alcatel-idol347.dts b/arch/ar= m64/boot/dts/qcom/msm8916-alcatel-idol347.dts index 1c2f8e8f9b263b024cc7c239447e7158262b0c1c..2de8b6f9531b25f1ee745c5e298= d1cab806f0391 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-alcatel-idol347.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-alcatel-idol347.dts @@ -214,8 +214,8 @@ led@1 { =20 &blsp_uart2 { status =3D "okay"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-asus-z00l.dts b/arch/arm64/bo= ot/dts/qcom/msm8916-asus-z00l.dts index f7a9ee0dba09eef83e9b4149856cdefa0ae3fd4b..29d61f8d5dc9c8099524ecbfdb8= 0ab7afaa811c4 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-asus-z00l.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-asus-z00l.dts @@ -130,8 +130,8 @@ touchscreen@38 { =20 &blsp_uart2 { status =3D "okay"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-gplus-fl8005a.dts b/arch/arm6= 4/boot/dts/qcom/msm8916-gplus-fl8005a.dts index e5ca1ca0d9976a0d36af5359e705ca7b2070122b..742a325245c5c09dcb6227ae262= 865b17ee5ef46 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-gplus-fl8005a.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-gplus-fl8005a.dts @@ -131,8 +131,8 @@ touchscreen@38 { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-huawei-g7.dts b/arch/arm64/bo= ot/dts/qcom/msm8916-huawei-g7.dts index f75e60b5d1b3b40673cb0639a3f8d0056d037a02..aa414b5d7ee47a0e20ca2341c9a= 3250503184a69 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-huawei-g7.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-huawei-g7.dts @@ -214,8 +214,8 @@ nfc@28 { =20 &blsp_uart2 { status =3D "okay"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-lg-c50.dts b/arch/arm64/boot/= dts/qcom/msm8916-lg-c50.dts index 7c49b4cb27cb5a9914b38865596eb27541f390fd..22bc73b94344aff42f560304c99= cbb7b8995fdfd 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-lg-c50.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-lg-c50.dts @@ -59,8 +59,8 @@ reg_sd_vmmc: regulator-sdcard-vmmc { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-lg-m216.dts b/arch/arm64/boot= /dts/qcom/msm8916-lg-m216.dts index 6e55d37f588c9b829bb594ff156cda6cb8b6caf2..c50374979939c26186e97d19047= de77356a9c3c1 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-lg-m216.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-lg-m216.dts @@ -112,8 +112,8 @@ touchscreen@34 { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8150.dts b/arch/ar= m64/boot/dts/qcom/msm8916-longcheer-l8150.dts index 4576178cc9b0936a7356b9852fc003fe949ed903..eb449112a22684492e6b6f97053= 89d44f2cec379 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8150.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8150.dts @@ -254,8 +254,8 @@ rmi4-f12@12 { =20 &blsp_uart2 { status =3D "okay"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8910.dts b/arch/ar= m64/boot/dts/qcom/msm8916-longcheer-l8910.dts index e0dacdf552452a36cbdb041b37d68eb4d661e6c8..887764dc55b21a5892510f82200= 4b054eb65fa0a 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8910.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-longcheer-l8910.dts @@ -178,8 +178,8 @@ imu@68 { =20 &blsp_uart2 { status =3D "okay"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-mtp.dts b/arch/arm64/boot/dts= /qcom/msm8916-mtp.dts index c115142df364e99a4f566775d4d1679e6a8920e2..63d476523544babc9213e34e227= 870a447410eca 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-mtp.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-mtp.dts @@ -23,8 +23,8 @@ chosen { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi b/a= rch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi index 58a548d220a485e9a92c012c1529e3fe838d6c9f..6f75707b6f9b4707cbed7e12ab6= 0fa888d6a1f06 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-a2015-common.dtsi @@ -302,8 +302,8 @@ charger: charger { =20 &blsp_uart2 { status =3D "okay"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-fortuna-common.dtsi b= /arch/arm64/boot/dts/qcom/msm8916-samsung-fortuna-common.dtsi index 4290ae7782d659eb0d2594825717ffaf4c84076b..fb790b02736acff017d12318de1= c01100a33c808 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-fortuna-common.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-fortuna-common.dtsi @@ -304,8 +304,8 @@ charger: charger { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-gt5-common.dtsi b/arc= h/arm64/boot/dts/qcom/msm8916-samsung-gt5-common.dtsi index 30e34574999c52f7ea99c9bd7af41101e5d4d4d0..ff9679d3f664cbb203ff42b4cf2= 7468622cc5cf3 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-gt5-common.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-gt5-common.dtsi @@ -116,8 +116,8 @@ fuelgauge@36 { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-j5-common.dtsi b/arch= /arm64/boot/dts/qcom/msm8916-samsung-j5-common.dtsi index d4af7856f5f3a70160774d1637e39e19d163725d..697f25d51d9d05087500231f4d9= ad77fe81ea3b3 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-j5-common.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-j5-common.dtsi @@ -135,8 +135,8 @@ touchscreen: touchscreen@50 { =20 &blsp_uart2 { status =3D "okay"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-samsung-serranove.dts b/arch/= arm64/boot/dts/qcom/msm8916-samsung-serranove.dts index 45c3b3387b52030a6475ae0da2a2c89ea98ca6c1..71b5c98458ff475e101a0a40d36= 01b5ca144ec92 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-samsung-serranove.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-samsung-serranove.dts @@ -319,8 +319,8 @@ rt5033_charger: charger { =20 &blsp_uart2 { status =3D "okay"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8916-ufi.dtsi b/arch/arm64/boot/dt= s/qcom/msm8916-ufi.dtsi index 2bfe56da8f6c624ed97d8a5750d12c59c039c874..5719933fa8e01b0b90ef7477c0b= f181af379a524 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-ufi.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-ufi.dtsi @@ -72,8 +72,8 @@ &bam_dmux_dma { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt865x8.dtsi b/arch/= arm64/boot/dts/qcom/msm8916-wingtech-wt865x8.dtsi index f5caac42bbad106f86448c217aa1472a32fbeaa6..ebe85cd85ddf30b990597531874= 6403e0cecf7ee 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt865x8.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt865x8.dtsi @@ -93,8 +93,8 @@ touchscreen@38 { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt88047.dts b/arch/a= rm64/boot/dts/qcom/msm8916-wingtech-wt88047.dts index 10d0974334abf0e501ec97e2de487f40c1507f82..68c8856d4c2ed22370822eb295c= 0000fd80226f5 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt88047.dts +++ b/arch/arm64/boot/dts/qcom/msm8916-wingtech-wt88047.dts @@ -169,8 +169,8 @@ led@2 { =20 &blsp_uart2 { status =3D "okay"; - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; }; =20 diff --git a/arch/arm64/boot/dts/qcom/msm8939-huawei-kiwi.dts b/arch/arm64/= boot/dts/qcom/msm8939-huawei-kiwi.dts index 9f647027d082864ccaa240f7118f20a8d19f6a4a..18381a66daef8642da27b3ea8c4= 8964c1ccf121b 100644 --- a/arch/arm64/boot/dts/qcom/msm8939-huawei-kiwi.dts +++ b/arch/arm64/boot/dts/qcom/msm8939-huawei-kiwi.dts @@ -126,8 +126,8 @@ touchscreen@1c { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8939-longcheer-l9100.dts b/arch/ar= m64/boot/dts/qcom/msm8939-longcheer-l9100.dts index f59647b5b7dfdd7bf630f9d180bb56a10a3ea0a3..13422a19c26a15812657e92ab0b= 52d6f53f5c944 100644 --- a/arch/arm64/boot/dts/qcom/msm8939-longcheer-l9100.dts +++ b/arch/arm64/boot/dts/qcom/msm8939-longcheer-l9100.dts @@ -243,8 +243,8 @@ touchscreen@4a { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8939-samsung-a7.dts b/arch/arm64/b= oot/dts/qcom/msm8939-samsung-a7.dts index 3d9cbe7fdad8808968190d7a744bab29eeb0e827..07613080e79e9bfb21493a0b61c= 85bc172d5e3f6 100644 --- a/arch/arm64/boot/dts/qcom/msm8939-samsung-a7.dts +++ b/arch/arm64/boot/dts/qcom/msm8939-samsung-a7.dts @@ -373,8 +373,8 @@ charger: charger { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8939-wingtech-wt82918.dtsi b/arch/= arm64/boot/dts/qcom/msm8939-wingtech-wt82918.dtsi index cbefe34327ba7b04ea57032c68dd69642e6d1685..a5187355f9fa09148b9f04970da= 6855a49cdd059 100644 --- a/arch/arm64/boot/dts/qcom/msm8939-wingtech-wt82918.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8939-wingtech-wt82918.dtsi @@ -126,8 +126,8 @@ touchscreen: touchscreen@38 { }; =20 &blsp_uart2 { - pinctrl-0 =3D <&blsp_uart2_default>; - pinctrl-1 =3D <&blsp_uart2_sleep>; + pinctrl-0 =3D <&blsp_uart2_console_default>; + pinctrl-1 =3D <&blsp_uart2_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; --=20 2.47.2 From nobody Wed Dec 17 04:17:09 2025 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 33380277035 for ; Tue, 22 Apr 2025 11:04:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319863; cv=none; b=pWhxifGRa2bt/hDLzY/4B0mtBo1X67yv1lxOHA2bV3KxOrKUAspSyzZfj8KejB+pzfzZVAAtYqZraSAgiiEuQbLlLTchMr+dKwxGBPzw2kEbgeBu7jEN1m27xI/8+MsF4SomMXhWpmqgQ/ekucZenSRdo+y/AAay/LUUqnZ3d8w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319863; c=relaxed/simple; bh=7OOpqHwAl6ZsroNDq7h1uadbYYWiGNX5+yXf9CWEZY0=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=WsqDnBDr2ImS+GZiciQr6nmFaCCqTtJ4ewmckPAz5+P/i6jdW/FgaNK7keXBRWknHHKIMGhW+4SZqoPyUXvNz/9HOAP6nvNcj54jDFVaq/Dai1FhmnTRRUNjQ9MOPmR4LZCNBVR2Wt5KO8/3HLEq82K3N2QarhRCw3kfSkUgRhk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=a1fNGtnV; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="a1fNGtnV" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-43ede096d73so36543345e9.2 for ; Tue, 22 Apr 2025 04:04:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745319859; x=1745924659; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ao68ISDYdAe/LpOy6+LvZhiAStAN5lmsqAbHwNcsg74=; b=a1fNGtnVj3FPwJbdSbaAI4l4uSj1qZkbhpOnsAKNRCtwVAclJhki6kiNEHO/d0piZK JLQFII9o5rAyJNzP3KwhrN13K2Vw6CwYxu5Q29y/z+YJN6xcp/9Gn+3fZDSgH1pJhmR6 Lzr2KACRCfA8IPQS6JMwHvlxzYaiaTekkAloAnMQqdmM/o+qLW7FNToyFOpy4mGJEq5x krHnNXlpB1MMshRkJvYTgakWsZEOy2LBk1I4jBdU6Oq35gpp6IRECUoWT57WlKxwJEcr d4dAqz1kfzKBKy0+T/pGxD0PC9nlrTVbGx2ILnoCyJe53yTP5r0ZF3yc9J4ctd5HCkFI /QRQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745319859; x=1745924659; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ao68ISDYdAe/LpOy6+LvZhiAStAN5lmsqAbHwNcsg74=; b=aFhWsy1YKmXm1aZRzSYR4zq9tlBWKZEXA+sbUY3TxenjKIsSP17n/Ltadk/WJG3V9I 1+bBF8sBzUyGPLBa3PBzOVCGVNJaWFi1mtpEeIXkP5UsFpRtkPlTD/DWPbXXXTdun0sL 5gpKOWjGAgwbRouOsIihlKxdP0R6U+paagDLyGM01L8mcvc0opL0D0ygHvDHegYbXIwY JGZbB/5XfoQNRJC4qlITw+xGCCmQP1FLs4510OvmI+WS8sWEnECOCRkhOR59p/hLfXFi I2PTXBIiGpxjv2nTY+e4/OKg4NQJzRPkr91ZCvcIbtsWOF7+4QaIP/Kgj7IN1B69QX9E 9mFA== X-Forwarded-Encrypted: i=1; AJvYcCXZRztIdB4SSLdCawg8Doz5F/hoRZixxWJjfNVciZeoCC3pWVMfiIsYRBCLzWkuR6fTnydlol5B2rbfgJs=@vger.kernel.org X-Gm-Message-State: AOJu0YxMkXaCFrxTrjsIq+yCxFsmhrM8E7DgcO2CRx6OMLuF66cXJXvL mfEgsStRr/J79tYv6mwQqnxWafLjWSWjChz/96A18vnseYFgcueamvV6fukiOus= X-Gm-Gg: ASbGnctBf6SvlAJcaWrLwPOfuW33vMC0Iyg20fjoN4JjjZn/QSu7dS8Pd62cZZRamKC KNHQP7ZXwTcln1V6oQwut7b+23rQV8yMTY5bBkUMUpKPGzPFyfb6+t3Iay29gDcdREPeCvc0Jzj +/tO/M88G01SJqFMdAikGy6GXWnMimZ1B1tUvI7+G2tBoGFUN5vqJZq8xte2/kvhqsjn16/ZMx8 7zPz4AJ/I04YpdNlT9ztEe1xEeCLXcabQBNINHniWXS5c8KOnuApX+blasnghpE2Tw+J/VZRfHO w8VJHRftOMzxMfZYJz97xZl7SNBFlpWKhiD18B4zjPqYbExuqRLJCzo= X-Google-Smtp-Source: AGHT+IFnYz2Y0/0qxK9WJrqa+QqzRTeaqkUgmZSNsSOH5LL62CPMEyS2mK+2KEEHAF1X1Jefr4TeRg== X-Received: by 2002:a05:600c:1383:b0:43d:585f:ebf5 with SMTP id 5b1f17b1804b1-4406ab7a7dfmr124462585e9.1.1745319859243; Tue, 22 Apr 2025 04:04:19 -0700 (PDT) Received: from [127.0.0.2] ([2a02:2454:ff21:ef41:8847:e39a:2a2f:e614]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4406d5acddfsm169609725e9.15.2025.04.22.04.04.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Apr 2025 04:04:18 -0700 (PDT) From: Stephan Gerhold Date: Tue, 22 Apr 2025 13:03:51 +0200 Subject: [PATCH v2 4/6] arm64: dts: qcom: msm8916-motorola: Use UART1 console pinctrl Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250422-msm8916-console-pinctrl-v2-4-f345b7a53c91@linaro.org> References: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> In-Reply-To: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sam Day , Casey Connolly , Konrad Dybcio X-Mailer: b4 0.14.2 The Motorola MSM8916-based smartphones all use UART1 with 2 pins (TX, RX) as debug UART console, so make use of the new &blsp_uart1_console_default template. This applies the needed bias-pull-up to avoid garbage input, bootph-all for U-Boot and avoids having to override the UART pins. Reviewed-by: Konrad Dybcio Signed-off-by: Stephan Gerhold --- arch/arm64/boot/dts/qcom/msm8916-motorola-common.dtsi | 12 ++---------- 1 file changed, 2 insertions(+), 10 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/msm8916-motorola-common.dtsi b/arch/a= rm64/boot/dts/qcom/msm8916-motorola-common.dtsi index 48134e5ff524fd5708db7b9c3a567ec3f751868c..4e202e7ed7db1921f347ca8b4a0= 1ccec593a8d8e 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-motorola-common.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-motorola-common.dtsi @@ -69,8 +69,8 @@ rmi4-f11@11 { }; =20 &blsp_uart1 { - pinctrl-0 =3D <&blsp_uart1_default>; - pinctrl-1 =3D <&blsp_uart1_sleep>; + pinctrl-0 =3D <&blsp_uart1_console_default>; + pinctrl-1 =3D <&blsp_uart1_console_sleep>; pinctrl-names =3D "default", "sleep"; status =3D "okay"; }; @@ -132,14 +132,6 @@ &wcnss_mem { status =3D "okay"; }; =20 -/* CTS/RTX are not used */ -&blsp_uart1_default { - pins =3D "gpio0", "gpio1"; -}; -&blsp_uart1_sleep { - pins =3D "gpio0", "gpio1"; -}; - &tlmm { gpio_keys_default: gpio-keys-default-state { pins =3D "gpio107"; --=20 2.47.2 From nobody Wed Dec 17 04:17:09 2025 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E8C12277021 for ; Tue, 22 Apr 2025 11:04:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319864; cv=none; b=XMf8gVvLulxbwT7nBgO9Wpnp1pZblQd86lhDLHWNJ4kei+pNnBbVMJYTwPEJnNUH0mvhGI5Rgbm3pUGxMdPV94TcetZgx5AQ3nktHW1KyFlhPdzCIo3+U79T5M466phUt4h3e0+TZoWGAr0PvMO2nRL4JSXo0rFsP8tJPtkm4sc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319864; c=relaxed/simple; bh=5kbIp82RPAZiz/xlTwKFHo0uGiODTBWvbN8fRxPfuhQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ch+gLIvWPe22vapT46GLihbaoXbrNE/cvuvcmDsk2paIygebMwEfX9vg/L/PM9eKLAUvQt+qIBo1DoIatU4sjuubdbzMWIy+ZF3n55LWFT73sXPalsCStOl+E6nTjPBsnlM8TJtrarxbt2tR5F2oDCCsXNBn69zEXmOtrHE0qCo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=bfFaIEuT; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="bfFaIEuT" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-39bf44be22fso3418178f8f.0 for ; Tue, 22 Apr 2025 04:04:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745319860; x=1745924660; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=hH4RIXXguM7lHrs/AeYp8nicZoPIjvYCmKUcwhiq8VI=; b=bfFaIEuT+XzJdQmqfthCTG/mcVsUzVhAz9IeT5n1B4oZFT2ij4r0wwRfDIC7qVrzNC hEPnxT6dC1PTD6ONPFLZMc6xLbOOX+xZw147FhIFc4HnhYX1wclMys0FRXm9WsAKjXm4 0qkr+NNp6FC3KwFVbC0O66ur4/AiG1fuxb5v4uN4UFnlnACDC2I33NSUHfj11a2Gght6 R+TD96w5m3DGU6sdX8MeveVUvWc0mSx3F3Oy6dCt5CGcNbvdQABqfKQRR4/hX3xlYFOM +EpuGHoJZVAAhlLms3pb71Q5RpFAXGJPv5ff5rbSLVlxsNZftk3/FHn39q0r+fC5rSfW 5njQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745319860; x=1745924660; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=hH4RIXXguM7lHrs/AeYp8nicZoPIjvYCmKUcwhiq8VI=; b=h4Dw2LV4kaZcWjnE8ahbCCPTzOGoMF1Xe9u46Y2119VTennp6VnyXLzAMzyc+7s5v8 MCKTDH61ES3i+423P/QlPRh3/V3vZ7N5yQxX8Kg167nya7/xuN/VTfhSOyRp+BrAv4Oj wopYCrcrtwd26ewYrwObW0vxDSmUYYKNFXJwE1Cm5095JHkbgXxrPQrteDnVx8sBn897 TDvc4Tqqi2H6iEzWGnS12nC2e2VEAMRlhlk1jK2bztbIV/gysCO50jVHxnurSfbS9IIh heAlU/NJnvpS/nIKy0XAcUtO3d7uuohe0FyuvhRhfdAqyFlEieWs1wAciM80T38jxAo0 tMZw== X-Forwarded-Encrypted: i=1; AJvYcCUmqSf411/NAhPhXNdRDef6enUyme2EZjgoowN+y9JgvI3UEVX+gw+hCFFDBV1IF+35yqNhYLCqUSdlDc0=@vger.kernel.org X-Gm-Message-State: AOJu0YxkHuczkdY9weTShU/167zSms87KPm34IeeeGrqRv0YKyNMAGJI uCWUvSlGsfVmRgTPP+be7pA+sro9mdoxoy455ZeV85pqZHJQ2BBdMUqV4HsdR6Y= X-Gm-Gg: ASbGncsQZyq5g1iU59Qa+JIGRoeR+9Tjt2wGYkzTy5MZh589C8GXFqSYJxGKQ/e2can 5mseWVoE9n294ITiN5xR+WCDiCOR5Yf1CtTWaeRAzpXD5OPVlL/NtmWuzENB1G3pS/QPwJ8VOI3 HNLnS++L8AfgsbB3BSW922yxz6dJammsvQGcjtg6gP5w+bcNJ/jDQo50YYc9QkeesenhQRmkr2i +Jl5/7fNfru3V4gQuiXZeplMXhAvBUujf1Y6yWY1HSPBhJhjtpBwdLWhf7rld/PsB4AoD2sm8zU JY1WMLmMd7L9SuH+IT7SwmSJ6YlV+G3bgr3tdCnlkVDFodTjFPVM4ss= X-Google-Smtp-Source: AGHT+IFrhUEdiZQd68uZIJyQ5IJiCEtaO9t1bpG+0s26gO28q3G/g9OGy1Vj8lzjp2xNhaJdoZTwsA== X-Received: by 2002:a5d:5f49:0:b0:39e:cbe3:881 with SMTP id ffacd0b85a97d-39efba246e0mr11245366f8f.12.1745319860102; Tue, 22 Apr 2025 04:04:20 -0700 (PDT) Received: from [127.0.0.2] ([2a02:2454:ff21:ef41:8847:e39a:2a2f:e614]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4406d5acddfsm169609725e9.15.2025.04.22.04.04.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Apr 2025 04:04:19 -0700 (PDT) From: Stephan Gerhold Date: Tue, 22 Apr 2025 13:03:52 +0200 Subject: [PATCH v2 5/6] arm64: dts: qcom: msm8916: Drop generic UART pinctrl templates Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250422-msm8916-console-pinctrl-v2-5-f345b7a53c91@linaro.org> References: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> In-Reply-To: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sam Day , Casey Connolly X-Mailer: b4 0.14.2 Remove the generic UART pinctrl templates from msm8916.dtsi and copy the definition for the custom UART use cases into the board DT files. This makes it clear that the set of pins/pull etc are specific to the board and UART use case. No functional change. Signed-off-by: Stephan Gerhold --- arch/arm64/boot/dts/qcom/apq8016-sbc.dts | 15 ++++++++++ .../boot/dts/qcom/apq8016-schneider-hmibsc.dts | 35 ++++++++++++++++++= +--- arch/arm64/boot/dts/qcom/msm8916.dtsi | 24 +-------------- 3 files changed, 47 insertions(+), 27 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/apq8016-sbc.dts b/arch/arm64/boot/dts= /qcom/apq8016-sbc.dts index f12a5e2b1e8c2cce6e85b8444c97a7e0d7b7c58f..b0c594c5f236c9c1d334e6acfca= a7e41c1f9f3a5 100644 --- a/arch/arm64/boot/dts/qcom/apq8016-sbc.dts +++ b/arch/arm64/boot/dts/qcom/apq8016-sbc.dts @@ -597,6 +597,21 @@ &tlmm { "USR_LED_2_CTRL", /* GPIO 120 */ "SB_HS_ID"; =20 + blsp_uart1_default: blsp-uart1-default-state { + /* TX, RX, CTS_N, RTS_N */ + pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; + function =3D "blsp_uart1"; + drive-strength =3D <16>; + bias-disable; + }; + + blsp_uart1_sleep: blsp-uart1-sleep-state { + pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + sdc2_cd_default: sdc2-cd-default-state { pins =3D "gpio38"; function =3D "gpio"; diff --git a/arch/arm64/boot/dts/qcom/apq8016-schneider-hmibsc.dts b/arch/a= rm64/boot/dts/qcom/apq8016-schneider-hmibsc.dts index 7a03893530c7b89705f5544491c14edd7120acdc..ce75046ffdac48a206d14499bc7= 11f8f4a777fe5 100644 --- a/arch/arm64/boot/dts/qcom/apq8016-schneider-hmibsc.dts +++ b/arch/arm64/boot/dts/qcom/apq8016-schneider-hmibsc.dts @@ -373,6 +373,37 @@ adv7533_switch_suspend: adv7533-switch-suspend-state { bias-disable; }; =20 + blsp_uart1_default: blsp-uart1-default-state { + /* TX, RX, CTS_N, RTS_N */ + pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; + function =3D "blsp_uart1"; + drive-strength =3D <16>; + bias-disable; + bootph-all; + }; + + blsp_uart1_sleep: blsp-uart1-sleep-state { + pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + + blsp_uart2_default: blsp-uart2-default-state { + /* TX, RX */ + pins =3D "gpio4", "gpio5"; + function =3D "blsp_uart2"; + drive-strength =3D <16>; + bias-disable; + }; + + blsp_uart2_sleep: blsp-uart2-sleep-state { + pins =3D "gpio4", "gpio5"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + msm_key_volp_n_default: msm-key-volp-n-default-state { pins =3D "gpio107"; function =3D "gpio"; @@ -469,10 +500,6 @@ &blsp_i2c6_default { drive-strength =3D <16>; }; =20 -&blsp_uart1_default { - bootph-all; -}; - /* Enable CoreSight */ &cti0 { status =3D "okay"; }; &cti1 { status =3D "okay"; }; diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qc= om/msm8916.dtsi index 07ae0b921afa1fec7350467cf1b299fe91112a60..de9fdc0dfc5f9b223ee252b80fc= 18d45c9bb6582 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -1232,21 +1232,6 @@ blsp_spi6_sleep: blsp-spi6-sleep-state { bias-pull-down; }; =20 - blsp_uart1_default: blsp-uart1-default-state { - /* TX, RX, CTS_N, RTS_N */ - pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; - function =3D "blsp_uart1"; - drive-strength =3D <16>; - bias-disable; - }; - - blsp_uart1_sleep: blsp-uart1-sleep-state { - pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-pull-down; - }; - blsp_uart1_console_default: blsp-uart1-console-default-state { tx-pins { pins =3D "gpio0"; @@ -1272,13 +1257,6 @@ blsp_uart1_console_sleep: blsp-uart1-console-sleep-s= tate { bias-pull-down; }; =20 - blsp_uart2_default: blsp-uart2-default-state { - pins =3D "gpio4", "gpio5"; - function =3D "blsp_uart2"; - drive-strength =3D <16>; - bias-disable; - }; - blsp_uart2_console_default: blsp-uart2-console-default-state { tx-pins { pins =3D "gpio4"; @@ -1297,7 +1275,7 @@ rx-pins { }; }; =20 - blsp_uart2_sleep: blsp_uart2_console_sleep: blsp-uart2-sleep-state { + blsp_uart2_console_sleep: blsp-uart2-console-sleep-state { pins =3D "gpio4", "gpio5"; function =3D "gpio"; drive-strength =3D <2>; --=20 2.47.2 From nobody Wed Dec 17 04:17:09 2025 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1CD7277816 for ; Tue, 22 Apr 2025 11:04:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319865; cv=none; b=aETNKhbJV4i7YB+0dGXSs5nWtfblVljhBQE+N9TKT1evM00zudmxUg1L21EiONTFLcbQKMl+PPLS9h9wLsoEaKeSRV5QY2+Vo/vgWNx1kGOlg8JiydHWhrrRQ1Hzdnff9cqZe0uKOe/ENWwbAftyA1sv/1uxcWjbJfk4kH8y8kA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745319865; c=relaxed/simple; bh=khrIOuPNydaoE0R69LRaxeUdmtv0GT+QtuOLskCJVgA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=jnY+ka8In9E3AAFudi45B9IkG3SPBE8f+1DaFG5KSP2UBiGhlPV4A/N2z1Juy/jxvGjTY731t1QaMXoiSKzISlqbiPpVzOG2S7gBwSQpDG1XLuUUeRkl7w/p+oEM+tSNA48TJN0vqe849tjaVb5xkJGsCqHqi6ioCOKEAiPlMp8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=p9dzKfqm; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="p9dzKfqm" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-43edecbfb46so37178275e9.0 for ; Tue, 22 Apr 2025 04:04:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1745319861; x=1745924661; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ci38G1RmPeuAoUiNuhDTBFPaBQP/k30oBtFbdnT3L54=; b=p9dzKfqmx7Eux9glMhReTxMCtnPQN4hKKGTPMg5dHsN0ZpERmTj3k/0+qjnAh8PN5B /Cgm1dAMOK40RETNMH3GY5a3tgj49Hid0NAAdB4VLbSKS+0ux19jhGFkXEOJ7IMPKBwN rTj6Nte3dg6wZn4XVFe7/lHl5Zkq8b2sSSfTRYu5q11i0Z9iyL1SRxTSykrnnRrVw3up JaI0t9D78dQQ3nizhLA25BcJ+MugbKLLxpsMh/mc+XcMX5WrN5d5Z9nrhw8B0H61objR CtRB1K/IBeNKXIiYcxh9KkmexIEb6jhKW2Ghdq2XJ+OYBkNhZdEIBKEYYih4DTpLOAtf Pa6g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745319861; x=1745924661; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ci38G1RmPeuAoUiNuhDTBFPaBQP/k30oBtFbdnT3L54=; b=o+JCh+0N6/JKCQciqXpZTHUTMElWIwxx/9AxhrqfM5L/AggQdk3400acempJ98jZDy F+qq36FpVdnrioHSR/WF39efe03f1OLwIPnApnda959wT96W6+f3FYeuLDnzT2tIyWPi PmZpZlQBsn+WNUzVnpypCP+u8SJQ4GvKPLLlWejhslaKVX0M99y44WtYGQM1O8swDb12 ZteyvY4roRzFcllmgaXO1s0ME2aC1ES1hakkDJlNiy3L7jZ5I+yisB3ouzoQmFSG+RZH WEKDWMEB7uv28fRNAgI2vLi+ljYTEYmPE+iTIZJBwfhytlTIluQb1GC1Xij0HQvuuIIK mXkA== X-Forwarded-Encrypted: i=1; AJvYcCWOJoc6tQWIhVz1s05I6XM20ir+7nOdQ9a93Y0yGotTrECELw96mCJL/8m2EHOo80yJc0SBQbJzFwv7290=@vger.kernel.org X-Gm-Message-State: AOJu0YwcLvVuv1hIIBakpf//5rmfU8Nu9BoSg3pM+Z5XzlISKIjultqX 99DVbB+TYItmDkAvFeXfXDX6W2IEA+ujbEMm6caYDsm9/NnTeFH9Sze5KG8zen8= X-Gm-Gg: ASbGncs5X0pOqraI2fedPPasTK7GAKwT/RCWEazLmfou4qZU+fYlGKnPtmb7yO3f1uT f25o7Goy8ahxwBStVvPGBtuukHb74mMF7dQAE5SyXebQu1BW4bE7OxdXebGEBrwDLTCtpfw/Zzo P7+7+Za0DQC248U9LOimwSZ8xl0VFzY4JlrCv9W2Zlf1Vw+PBxpQh+Dcb+0oWWDT/XkpMHR9/Cu gjD7Q+GRABP6UlLmc/a11oe1JbufiQo96Jm3Rs40InJUiiUm9S9Xws6zwSTSO4AAPkQ9AlE7UN/ iNEaMWDQG0Gb/MPTzeRUFH3eTh4ziJb9ObT9lD4sqN519raolRtTrG/lbA1W/w7rDg== X-Google-Smtp-Source: AGHT+IGckcdlnWQqBL6qiNxjnkHkWJyUfuh1CJ+EyBVjThrN7w/33qBUkDxftZXEgQa6I55NFkVdlQ== X-Received: by 2002:a05:600c:384f:b0:440:59eb:bfc with SMTP id 5b1f17b1804b1-4406abf94bamr115861735e9.23.1745319861045; Tue, 22 Apr 2025 04:04:21 -0700 (PDT) Received: from [127.0.0.2] ([2a02:2454:ff21:ef41:8847:e39a:2a2f:e614]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4406d5acddfsm169609725e9.15.2025.04.22.04.04.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 22 Apr 2025 04:04:20 -0700 (PDT) From: Stephan Gerhold Date: Tue, 22 Apr 2025 13:03:53 +0200 Subject: [PATCH v2 6/6] arm64: dts: qcom: msm8939: Drop generic UART pinctrl templates Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250422-msm8916-console-pinctrl-v2-6-f345b7a53c91@linaro.org> References: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> In-Reply-To: <20250422-msm8916-console-pinctrl-v2-0-f345b7a53c91@linaro.org> To: Bjorn Andersson , Konrad Dybcio Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sam Day , Casey Connolly X-Mailer: b4 0.14.2 Remove the generic UART pinctrl templates from msm8939.dtsi and copy the definition for the custom UART use cases into the board DT files. This makes it clear that the set of pins/pull etc are specific to the board and UART use case. No functional change. Signed-off-by: Stephan Gerhold --- arch/arm64/boot/dts/qcom/apq8039-t2.dts | 22 ++++++++++++++-------- arch/arm64/boot/dts/qcom/msm8939.dtsi | 23 +---------------------- 2 files changed, 15 insertions(+), 30 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/apq8039-t2.dts b/arch/arm64/boot/dts/= qcom/apq8039-t2.dts index 4aa0ad19bc0f7fde6f5f3a93cdb6be19fb4f1f65..38c281f0fe65ccfc49de70eaef2= a970323ecebc8 100644 --- a/arch/arm64/boot/dts/qcom/apq8039-t2.dts +++ b/arch/arm64/boot/dts/qcom/apq8039-t2.dts @@ -122,14 +122,6 @@ &blsp_uart1 { status =3D "okay"; }; =20 -&blsp_uart1_default { - pins =3D "gpio0", "gpio1"; -}; - -&blsp_uart1_sleep { - pins =3D "gpio0", "gpio1"; -}; - &blsp_uart2 { pinctrl-0 =3D <&blsp_uart2_console_default>; pinctrl-1 =3D <&blsp_uart2_console_sleep>; @@ -329,6 +321,20 @@ &tlmm { "USBC_GPIO7_1V8", /* GPIO_120 */ "NC"; =20 + blsp_uart1_default: blsp-uart1-default-state { + pins =3D "gpio0", "gpio1"; + function =3D "blsp_uart1"; + drive-strength =3D <16>; + bias-disable; + }; + + blsp_uart1_sleep: blsp-uart1-sleep-state { + pins =3D "gpio0", "gpio1"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-down; + }; + pinctrl_backlight: backlight-state { pins =3D "gpio98"; function =3D "gpio"; diff --git a/arch/arm64/boot/dts/qcom/msm8939.dtsi b/arch/arm64/boot/dts/qc= om/msm8939.dtsi index 52a99aea210e04f04f3d25696ecd6b9c604c743a..68b92fdb996c26e7a1aadedf0f5= 2e1afca85c4ab 100644 --- a/arch/arm64/boot/dts/qcom/msm8939.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8939.dtsi @@ -905,20 +905,6 @@ blsp_spi6_sleep: blsp-spi6-sleep-state { bias-pull-down; }; =20 - blsp_uart1_default: blsp-uart1-default-state { - pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; - function =3D "blsp_uart1"; - drive-strength =3D <16>; - bias-disable; - }; - - blsp_uart1_sleep: blsp-uart1-sleep-state { - pins =3D "gpio0", "gpio1", "gpio2", "gpio3"; - function =3D "gpio"; - drive-strength =3D <2>; - bias-pull-down; - }; - blsp_uart1_console_default: blsp-uart1-console-default-state { tx-pins { pins =3D "gpio0"; @@ -944,13 +930,6 @@ blsp_uart1_console_sleep: blsp-uart1-console-sleep-sta= te { bias-pull-down; }; =20 - blsp_uart2_default: blsp-uart2-default-state { - pins =3D "gpio4", "gpio5"; - function =3D "blsp_uart2"; - drive-strength =3D <16>; - bias-disable; - }; - blsp_uart2_console_default: blsp-uart2-console-default-state { tx-pins { pins =3D "gpio4"; @@ -969,7 +948,7 @@ rx-pins { }; }; =20 - blsp_uart2_sleep: blsp_uart2_console_sleep: blsp-uart2-sleep-state { + blsp_uart2_console_sleep: blsp-uart2-console-sleep-state { pins =3D "gpio4", "gpio5"; function =3D "gpio"; drive-strength =3D <2>; --=20 2.47.2