From nobody Sun Dec 14 19:26:22 2025 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AC8F1D531; Mon, 21 Apr 2025 04:25:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745209553; cv=none; b=JlTQx07kpyZgWhTV4mAx9dyGLGYlYwByCSWArmNyqLaHVLrg46uYiMwUp+Gc5WEJfMPUVSKmU7NYCjhdMCNorR/xSAtjKgNrtYmMqa/8yhqFAt79x9bHKeQ4pgJolYfkUQy14unuDF11TlgTotX9cKeUgOAs3+vozhUqs8Rm5Mk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745209553; c=relaxed/simple; bh=VyVRX1HVLv5yTqUASg+tT29VXQ7lBcgGjSS/IHh5E/s=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=c7ygTsvd5eCZaRgexHY+flUVwFOs78vLTyxjHSH4nDvjFFeGWWx7LWmszWr732+xZ7qsUMtlBe5a94lt5yl89hg42NBQc6Rf8D4bCe/eLPiZEzHkn21hSx3oVan/zf1N9FbXQBQqkZS6SUUODwPFePpdyH6H3uKy+kGvqJ2xo5U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=R/HQlobo; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="R/HQlobo" Received: from pps.filterd (m0167088.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53L40d1j021966; Mon, 21 Apr 2025 00:25:30 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=3tbVt N3yqWbEoBc5MNER1lXQSbvuE+z9mXtyhsHJPSA=; b=R/HQloboZ0wYfy0kBJ2Zu 2cnrDLClFZC92VTupk9XHLxKMz0efQ1ny6I2VbWVqDgoEuVssjSWWSzNjA2Dz7aI 3fMhiCbqfP5arKl4Bl8ORVT9ppFmCZyJTGEW86LPszYEC2mRC9C6YjEfJYiepyzG hqd0maKvG9pCOFRlJo4DaLvzEP+X0MWC+Knfj4I7Rt8y/Ev1wOAZ5iUrDBgBN9EH U4XpFGTK9Ysc6oX/HobaRaYQaPY9mUE2QAjVFJcEfUr9vVyDoUMWxqT2p+Ispj3z m61qJeqxzby0Lw1pj/jFvOxf4Tu+TRs/ueA2hodVJS0q88ZU2TKuFsPdM/3gZsFi w== Received: from nwd2mta3.analog.com ([137.71.173.56]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 4645p7emqy-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 21 Apr 2025 00:25:30 -0400 (EDT) Received: from ASHBMBX9.ad.analog.com (ASHBMBX9.ad.analog.com [10.64.17.10]) by nwd2mta3.analog.com (8.14.7/8.14.7) with ESMTP id 53L4PT77006788 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 21 Apr 2025 00:25:29 -0400 Received: from ASHBCASHYB4.ad.analog.com (10.64.17.132) by ASHBMBX9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 21 Apr 2025 00:25:29 -0400 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBCASHYB4.ad.analog.com (10.64.17.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 21 Apr 2025 00:25:28 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 21 Apr 2025 00:25:28 -0400 Received: from analog.ad.analog.com (KPALLER2-L03.ad.analog.com [10.116.18.50]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 53L4P3og002018; Mon, 21 Apr 2025 00:25:19 -0400 From: Kim Seer Paller Date: Mon, 21 Apr 2025 12:24:52 +0800 Subject: [PATCH v5 1/3] iio: ABI: add new DAC powerdown mode Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250421-togreg-v5-1-94341574240f@analog.com> References: <20250421-togreg-v5-0-94341574240f@analog.com> In-Reply-To: <20250421-togreg-v5-0-94341574240f@analog.com> To: Jonathan Cameron , Lars-Peter Clausen , Michael Hennerich , Rob Herring , Krzysztof Kozlowski , Conor Dooley , David Lechner , =?utf-8?q?Nuno_S=C3=A1?= , =?utf-8?q?Nuno_S=C3=A1?= , Andy Shevchenko CC: , , , Kim Seer Paller X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1745209504; l=1179; i=kimseer.paller@analog.com; s=20250213; h=from:subject:message-id; bh=VyVRX1HVLv5yTqUASg+tT29VXQ7lBcgGjSS/IHh5E/s=; b=tTPLzrDemlS7PMe1AZwvFIu4Tmz02vOUkPSRw0U8EllmyvCNnsRc2LD/FqAaA8C2VV3QLk+FI OuJEzJ8+C/DB4eQ3NL1rgN4M7r66Gx/9GfvEWLeO+Ofy0ENXDGEtFyJ X-Developer-Key: i=kimseer.paller@analog.com; a=ed25519; pk=SPXIwGLg4GFKUNfuAavY+YhSDsx+Q+NwGLceiKwm8Ac= X-ADIRuleOP-NewSCL: Rule Triggered X-Authority-Analysis: v=2.4 cv=D4VHKuRj c=1 sm=1 tr=0 ts=6805c8ba cx=c_pps a=PpDZqlmH/M8setHirZLBMw==:117 a=PpDZqlmH/M8setHirZLBMw==:17 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=IpJZQVW2AAAA:8 a=gAnH3GRIAAAA:8 a=3Hb1o_MSCnf1oSB8FUQA:9 a=QEXdDO2ut3YA:10 a=IawgGOuG5U0WyFbmm1f5:22 X-Proofpoint-GUID: gtCdBypFTE5jazwwSaKKyj7HuG4z9NJo X-Proofpoint-ORIG-GUID: gtCdBypFTE5jazwwSaKKyj7HuG4z9NJo X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1095,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-04-21_02,2025-04-17_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 impostorscore=0 suspectscore=0 spamscore=0 clxscore=1011 priorityscore=1501 adultscore=0 mlxlogscore=780 bulkscore=0 mlxscore=0 lowpriorityscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2504210031 Add a new powerdown mode for DACs with 7.7kohm and 32kohm resistor to GND. Reviewed-by: David Lechner Signed-off-by: Kim Seer Paller --- Documentation/ABI/testing/sysfs-bus-iio | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/ABI/testing/sysfs-bus-iio b/Documentation/ABI/te= sting/sysfs-bus-iio index 33c09c4ac60a4feec82308461643134f5ba84b66..190bfcc1e836b69622692d7c056= c0092e00f1a9b 100644 --- a/Documentation/ABI/testing/sysfs-bus-iio +++ b/Documentation/ABI/testing/sysfs-bus-iio @@ -741,7 +741,9 @@ Description: 1kohm_to_gnd: connected to ground via an 1kOhm resistor, 2.5kohm_to_gnd: connected to ground via a 2.5kOhm resistor, 6kohm_to_gnd: connected to ground via a 6kOhm resistor, + 7.7kohm_to_gnd: connected to ground via a 7.7kOhm resistor, 20kohm_to_gnd: connected to ground via a 20kOhm resistor, + 32kohm_to_gnd: connected to ground via a 32kOhm resistor, 42kohm_to_gnd: connected to ground via a 42kOhm resistor, 90kohm_to_gnd: connected to ground via a 90kOhm resistor, 100kohm_to_gnd: connected to ground via an 100kOhm resistor, --=20 2.34.1 From nobody Sun Dec 14 19:26:22 2025 Received: from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0CFC3255E4D; Mon, 21 Apr 2025 04:25:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745209553; cv=none; b=e0ISJRZztijlHtYcMWK1LsZzHAtgi6byX+5oWV3lucnttn9jfW8joApWCbJ5U1f2NFH9fibgbIK2Lf/jzo55YNoVqdC+dhEUNxUvA8F6eH0KoYy8xuBuRIR8/2xRpsT27W4NCCvQHAW+ky2ghq5MQMHkdlAZZKYq3aLyfHvVrO8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745209553; c=relaxed/simple; bh=iWjl6l/so/q4SkT0NIpF43RFCXqWNXX4a/8xgOMrJ8Y=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=B2fX1Wtj9k9b+xwmxl3vMojTN+jm3f5vi06LnUvfkMfMmCx1LyBdghJCrWPo/y6kthBzA8ZX7zywtElU0BF0kjOFSOuZ6JBzL+e19Rs/yy6/27vaW9w9WMKkOwmLkC8rYJzaRCVVPJKIdi/9MMWXuVYnu3exphfZ9rpVrfoBfP0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=qnJdWWpf; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="qnJdWWpf" Received: from pps.filterd (m0167088.ppops.net [127.0.0.1]) by mx0a-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53KNW2x4022383; Mon, 21 Apr 2025 00:25:36 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=j8dHb lG2kykuHrTdQ0WkrIQkx1jSkONVGSqRAC6dk34=; b=qnJdWWpfcMaTZW14ivXIG d0FW+6OHFW+3AAxSWSvl1jJM69S0Dwf05hpyuODdLSxmJf+T2oUOWHAoR1RVZfy2 bwX5znfKL0Kpk300wP/7zt0G8qill1IR3yljxxpHquu071Ge08OgmrKk4GcCgXyK PmZgOAYmJXYVV/OP8y98SgRNsm3NelkZxbxFSH+P4R1Gfr5y+Z0i2m+kp03sdrsB Y8IThU8OBPo+VdTrjpdF11kIZ+2p2xWfK8xINiZkw8fS/F0UvXMh6qr//WS12E1x yWiHGI39+X4VjNDc1hKquLD0NiWD6UJuPyM/L7lsjY4YO4uHkmM6YU02V0o8d3wV Q== Received: from nwd2mta4.analog.com ([137.71.173.58]) by mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 4645p7emrr-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 21 Apr 2025 00:25:36 -0400 (EDT) Received: from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5]) by nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 53L4PZ65018720 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 21 Apr 2025 00:25:35 -0400 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBMBX8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 21 Apr 2025 00:25:34 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 21 Apr 2025 00:25:34 -0400 Received: from analog.ad.analog.com (KPALLER2-L03.ad.analog.com [10.116.18.50]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 53L4P3oh002018; Mon, 21 Apr 2025 00:25:24 -0400 From: Kim Seer Paller Date: Mon, 21 Apr 2025 12:24:53 +0800 Subject: [PATCH v5 2/3] dt-bindings: iio: dac: Add adi,ad3530r.yaml Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250421-togreg-v5-2-94341574240f@analog.com> References: <20250421-togreg-v5-0-94341574240f@analog.com> In-Reply-To: <20250421-togreg-v5-0-94341574240f@analog.com> To: Jonathan Cameron , Lars-Peter Clausen , Michael Hennerich , Rob Herring , Krzysztof Kozlowski , Conor Dooley , David Lechner , =?utf-8?q?Nuno_S=C3=A1?= , =?utf-8?q?Nuno_S=C3=A1?= , Andy Shevchenko CC: , , , Kim Seer Paller , Krzysztof Kozlowski X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1745209504; l=4981; i=kimseer.paller@analog.com; s=20250213; h=from:subject:message-id; bh=iWjl6l/so/q4SkT0NIpF43RFCXqWNXX4a/8xgOMrJ8Y=; b=glBguZCWx0YZXViWhfv5WoQZcXahs8B5QxBadfnb+v1jakrc0Kl1k/wcR3G0zM+Lz455vXmRd hiI1SPoVKr4AjukybGzbBK8yTtFQ/0EVI46ZOfxeDRvHAFuXGTSMABq X-Developer-Key: i=kimseer.paller@analog.com; a=ed25519; pk=SPXIwGLg4GFKUNfuAavY+YhSDsx+Q+NwGLceiKwm8Ac= X-ADIRuleOP-NewSCL: Rule Triggered X-Authority-Analysis: v=2.4 cv=D4VHKuRj c=1 sm=1 tr=0 ts=6805c8c0 cx=c_pps a=3WNzaoukacrqR9RwcOSAdA==:117 a=3WNzaoukacrqR9RwcOSAdA==:17 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=gEfo2CItAAAA:8 a=gAnH3GRIAAAA:8 a=KKAkSRfTAAAA:8 a=IpJZQVW2AAAA:8 a=VwQbUJbxAAAA:8 a=Mm4sZ1b9CvxOHCGzALoA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=sptkURWiP4Gy88Gu7hUp:22 a=cvBusfyB2V15izCimMoJ:22 a=IawgGOuG5U0WyFbmm1f5:22 X-Proofpoint-GUID: PlMj7A_MEyZcv74M8Hq8VJKfq9hKS1b- X-Proofpoint-ORIG-GUID: PlMj7A_MEyZcv74M8Hq8VJKfq9hKS1b- X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1095,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-04-21_02,2025-04-17_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 impostorscore=0 suspectscore=0 spamscore=0 clxscore=1011 priorityscore=1501 adultscore=0 mlxlogscore=999 bulkscore=0 mlxscore=0 lowpriorityscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2504210031 Document the AD3530/AD3530R (8-channel) and AD3531/AD3531R (4-channel) low-power, 16-bit, buffered voltage output DACs with software- programmable gain controls. They provide full-scale output spans of 2.5V or 5V for reference voltages of 2.5V. These devices operate on a single 2.7V to 5.5V supply and are guaranteed to be monotonic by design. The "R" variants include a 2.5V, 5ppm/=C2=B0C internal reference, which is disabled by default. Reviewed-by: Krzysztof Kozlowski Reviewed-by: David Lechner Signed-off-by: Kim Seer Paller --- .../devicetree/bindings/iio/dac/adi,ad3530r.yaml | 100 +++++++++++++++++= ++++ MAINTAINERS | 7 ++ 2 files changed, 107 insertions(+) diff --git a/Documentation/devicetree/bindings/iio/dac/adi,ad3530r.yaml b/D= ocumentation/devicetree/bindings/iio/dac/adi,ad3530r.yaml new file mode 100644 index 0000000000000000000000000000000000000000..a355d52a9d641e488fe291b97bc= 95ed115e96afd --- /dev/null +++ b/Documentation/devicetree/bindings/iio/dac/adi,ad3530r.yaml @@ -0,0 +1,100 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/dac/adi,ad3530r.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Analog Devices AD3530R and Similar DACs + +maintainers: + - Kim Seer Paller + +description: | + The AD3530/AD3530R (8-channel) and AD3531/AD3531R (4-channel) are low-po= wer, + 16-bit, buffered voltage output digital-to-analog converters (DACs) with + software-programmable gain controls, providing full-scale output spans o= f 2.5V + or 5V for reference voltages of 2.5V. These devices operate from a singl= e 2.7V + to 5.5V supply and are guaranteed monotonic by design. The "R" variants + include a 2.5V, 5ppm/=C2=B0C internal reference, which is disabled by de= fault. + Datasheet can be found here: + https://www.analog.com/media/en/technical-documentation/data-sheets/ad35= 30_ad530r.pdf + https://www.analog.com/media/en/technical-documentation/data-sheets/ad35= 31-ad3531r.pdf + +properties: + compatible: + enum: + - adi,ad3530 + - adi,ad3530r + - adi,ad3531 + - adi,ad3531r + + reg: + maxItems: 1 + + spi-max-frequency: + maximum: 50000000 + + vdd-supply: + description: Power Supply Input. + + iovdd-supply: + description: Digital Power Supply Input. + + io-channels: + description: + ADC channel used to monitor internal die temperature, output voltage= s, and + current of a selected channel via the MUXOUT pin. + maxItems: 1 + + ref-supply: + description: + Reference Input/Output. The voltage at the REF pin sets the full-sca= le + range of all channels. If not provided the internal reference is use= d and + also provided on the VREF pin. + + reset-gpios: + description: + Active low signal that is falling edge sensitive. When it is deasser= ted, + the digital core initialization is performed and all DAC registers e= xcept + the Interface Configuration A register are reset to their default va= lues. + maxItems: 1 + + ldac-gpios: + description: + LDAC pin to be used as a hardware trigger to update the DAC channels= . If + not present, the DAC channels are updated by Software LDAC. + maxItems: 1 + + adi,range-double: + description: + Configure the output range for all channels. If the property is pres= ent, + the output will range from 0V to 2Vref. If the property is not prese= nt, + the output will range from 0V to Vref. + type: boolean + +required: + - compatible + - reg + - vdd-supply + - iovdd-supply + +allOf: + - $ref: /schemas/spi/spi-peripheral-props.yaml# + +unevaluatedProperties: false + +examples: + - | + spi { + #address-cells =3D <1>; + #size-cells =3D <0>; + dac@0 { + compatible =3D "adi,ad3530r"; + reg =3D <0>; + spi-max-frequency =3D <1000000>; + + vdd-supply =3D <&vdd>; + iovdd-supply =3D <&iovdd>; + }; + }; +... diff --git a/MAINTAINERS b/MAINTAINERS index 01079a189c93697c1db6b0ca4e54212d25589974..4ca59fc1bf25aa49fecf78a90b2= e1b73f25a2c05 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1300,6 +1300,13 @@ T: git git://git.kernel.org/pub/scm/linux/kernel/git= /netdev/net.git T: git git://git.kernel.org/pub/scm/linux/kernel/git/netdev/net-next.git F: drivers/net/amt.c =20 +ANALOG DEVICES INC AD3530R DRIVER +M: Kim Seer Paller +L: linux-iio@vger.kernel.org +S: Supported +W: https://ez.analog.com/linux-software-drivers +F: Documentation/devicetree/bindings/iio/dac/adi,ad3530r.yaml + ANALOG DEVICES INC AD3552R DRIVER M: Nuno S=C3=A1 L: linux-iio@vger.kernel.org --=20 2.34.1 From nobody Sun Dec 14 19:26:22 2025 Received: from mx0b-00128a01.pphosted.com (mx0a-00128a01.pphosted.com [148.163.135.77]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DE492586E6; Mon, 21 Apr 2025 04:25:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=148.163.135.77 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745209558; cv=none; b=FXE6Z2OF7IxG93qEVcJDSsNRK7qupP4xW/g4Ne8kGk9anU9IdYakjVdS5xX11so/aa2etxaE7jS6Z3IeL3611/E4GB9fSRqwt4uIy/yZk17vJHULv1og0is1Mi++z+quFXm+K6aWrDgeXGxSmVePWMY8I+nu0HIAhSUys18V16I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745209558; c=relaxed/simple; bh=HnRY5Dux9JSF0fXtq+61SeUb80no9Q0BmwJ5uCmKA3c=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=hCzXEfCKNDRQnWOTGkhYVGc+fGg4Z3kWtjd+gxPFW9L49sXLzVBSoD/RSc1mXR+FQSJlZx46JaPKVwlTOyOtNgIV1kn9wK7N2SsT9q+F9PPOH6CJ0XI2WU1V5Z6g6GxRgbpQVrIZSqqksPaabUSfzfwlPs4OJU3pxMIju/41NxU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com; spf=pass smtp.mailfrom=analog.com; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b=li1lAH8B; arc=none smtp.client-ip=148.163.135.77 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=analog.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=analog.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com header.b="li1lAH8B" Received: from pps.filterd (m0375855.ppops.net [127.0.0.1]) by mx0b-00128a01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53L39opo029954; Mon, 21 Apr 2025 00:25:40 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc :content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=DKIM; bh=aYk/T Tw2ZW0De6O4oL54hWizwId4pwNk4MdUE828QaE=; b=li1lAH8BtcCs0+ZwtqHQI ckR05X6VZ5yuea7sxpT9zO0bXgtP2vu7J5Q89jhu9pTvbRi6lHGrE+kziYliNaCr iL/3IX7XkK9ZxLhL3QlashZa7Z/ffUcW9uJWtynmg4YuyVvC9xAcPAVPtnYcrQxO nkm0vXu5iKhYc/4CeqsiJvUyI4lM5mFtUPTcKlEK7bQWzlWytvDsl/u3PFJGkSOJ BBctUTNXWWDjfHAfLPhjmeS4fkAX7/1ISnQzb1LzP4eJBigN58jdAd64Eqit5hQq qVNAwO8qqPvraaQ/T2DzF2/PI6pt0JPKwc2DYEWkkor0K2WiZv3FB5AcaFFJeDQ8 A== Received: from nwd2mta3.analog.com ([137.71.173.56]) by mx0b-00128a01.pphosted.com (PPS) with ESMTPS id 464t5gbf12-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 21 Apr 2025 00:25:40 -0400 (EDT) Received: from ASHBMBX9.ad.analog.com (ASHBMBX9.ad.analog.com [10.64.17.10]) by nwd2mta3.analog.com (8.14.7/8.14.7) with ESMTP id 53L4PcTF006821 (version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 21 Apr 2025 00:25:38 -0400 Received: from ASHBCASHYB5.ad.analog.com (10.64.17.133) by ASHBMBX9.ad.analog.com (10.64.17.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 21 Apr 2025 00:25:38 -0400 Received: from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBCASHYB5.ad.analog.com (10.64.17.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.14; Mon, 21 Apr 2025 00:25:38 -0400 Received: from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com (10.64.17.5) with Microsoft SMTP Server id 15.2.986.14 via Frontend Transport; Mon, 21 Apr 2025 00:25:38 -0400 Received: from analog.ad.analog.com (KPALLER2-L03.ad.analog.com [10.116.18.50]) by zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 53L4P3oi002018; Mon, 21 Apr 2025 00:25:30 -0400 From: Kim Seer Paller Date: Mon, 21 Apr 2025 12:24:54 +0800 Subject: [PATCH v5 3/3] iio: dac: ad3530r: Add driver for AD3530R and AD3531R Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-ID: <20250421-togreg-v5-3-94341574240f@analog.com> References: <20250421-togreg-v5-0-94341574240f@analog.com> In-Reply-To: <20250421-togreg-v5-0-94341574240f@analog.com> To: Jonathan Cameron , Lars-Peter Clausen , Michael Hennerich , Rob Herring , Krzysztof Kozlowski , Conor Dooley , David Lechner , =?utf-8?q?Nuno_S=C3=A1?= , =?utf-8?q?Nuno_S=C3=A1?= , Andy Shevchenko CC: , , , Kim Seer Paller X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1745209504; l=16992; i=kimseer.paller@analog.com; s=20250213; h=from:subject:message-id; bh=HnRY5Dux9JSF0fXtq+61SeUb80no9Q0BmwJ5uCmKA3c=; b=P+w0wInfO0Ri4Jn/4hCJAh7rPD5rmNie8Cc9Go6nzY7VsuQaT/TJ8WaRFztTmWH/EVVnmESz/ 9ZRt8j7MXMuAF7dVzKjnrucmXY/MrnRMMkuxoFoB1Qblgn9e7cj6pAy X-Developer-Key: i=kimseer.paller@analog.com; a=ed25519; pk=SPXIwGLg4GFKUNfuAavY+YhSDsx+Q+NwGLceiKwm8Ac= X-ADIRuleOP-NewSCL: Rule Triggered X-Authority-Analysis: v=2.4 cv=RaiQC0tv c=1 sm=1 tr=0 ts=6805c8c4 cx=c_pps a=PpDZqlmH/M8setHirZLBMw==:117 a=PpDZqlmH/M8setHirZLBMw==:17 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=gAnH3GRIAAAA:8 a=IpJZQVW2AAAA:8 a=VwQbUJbxAAAA:8 a=gSiz_irBYLZb22r3yjwA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=IawgGOuG5U0WyFbmm1f5:22 X-Proofpoint-GUID: E3RhaH7uRftKniaF3QC0UVXV9HcnGZhP X-Proofpoint-ORIG-GUID: E3RhaH7uRftKniaF3QC0UVXV9HcnGZhP X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1095,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-04-21_02,2025-04-17_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 bulkscore=0 spamscore=0 lowpriorityscore=0 mlxlogscore=999 impostorscore=0 malwarescore=0 priorityscore=1501 suspectscore=0 clxscore=1011 phishscore=0 mlxscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2504210031 The AD3530/AD3530R (8-channel) and AD3531/AD3531R (4-channel) are low-power, 16-bit, buffered voltage output DACs with software- programmable gain controls, providing full-scale output spans of 2.5V or 5V for reference voltages of 2.5V. These devices operate from a single 2.7V to 5.5V supply and are guaranteed monotonic by design. The "R" variants include a 2.5V, 5ppm/=C2=B0C internal reference, which is disabled by default. Support for monitoring internal die temperature, output voltages, and current of a selected channel via the MUXOUT pin using an external ADC is currently not implemented. Reviewed-by: David Lechner Signed-off-by: Kim Seer Paller --- MAINTAINERS | 1 + drivers/iio/dac/Kconfig | 11 + drivers/iio/dac/Makefile | 1 + drivers/iio/dac/ad3530r.c | 503 ++++++++++++++++++++++++++++++++++++++++++= ++++ 4 files changed, 516 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 4ca59fc1bf25aa49fecf78a90b2e1b73f25a2c05..25356d5a1a09e5ff6e7ed8eaa98= a8ea990e79d8e 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1306,6 +1306,7 @@ L: linux-iio@vger.kernel.org S: Supported W: https://ez.analog.com/linux-software-drivers F: Documentation/devicetree/bindings/iio/dac/adi,ad3530r.yaml +F: drivers/iio/dac/ad3530r.c =20 ANALOG DEVICES INC AD3552R DRIVER M: Nuno S=C3=A1 diff --git a/drivers/iio/dac/Kconfig b/drivers/iio/dac/Kconfig index 4811ea973125a0dea1f8a9cdee1e0c045bc21981..e0996dc014a3d538ab6b4e0d50f= f54ede50f1527 100644 --- a/drivers/iio/dac/Kconfig +++ b/drivers/iio/dac/Kconfig @@ -6,6 +6,17 @@ =20 menu "Digital to analog converters" =20 +config AD3530R + tristate "Analog Devices AD3530R and Similar DACs driver" + depends on SPI + select REGMAP_SPI + help + Say yes here to build support for Analog Devices AD3530R, AD3531R + Digital to Analog Converter. + + To compile this driver as a module, choose M here: the + module will be called ad3530r. + config AD3552R_HS tristate "Analog Devices AD3552R DAC High Speed driver" select AD3552R_LIB diff --git a/drivers/iio/dac/Makefile b/drivers/iio/dac/Makefile index 8dd6cce81ed1152be4cf0af9ef877b5482ceb347..3684cd52b7fa9bc0ad9f855323d= cbb2e4965c404 100644 --- a/drivers/iio/dac/Makefile +++ b/drivers/iio/dac/Makefile @@ -4,6 +4,7 @@ # =20 # When adding new entries keep the list in alphabetical order +obj-$(CONFIG_AD3530R) +=3D ad3530r.o obj-$(CONFIG_AD3552R_HS) +=3D ad3552r-hs.o obj-$(CONFIG_AD3552R_LIB) +=3D ad3552r-common.o obj-$(CONFIG_AD3552R) +=3D ad3552r.o diff --git a/drivers/iio/dac/ad3530r.c b/drivers/iio/dac/ad3530r.c new file mode 100644 index 0000000000000000000000000000000000000000..05bd191e5225bd267f42ba36bbd= 42a18e6f22291 --- /dev/null +++ b/drivers/iio/dac/ad3530r.c @@ -0,0 +1,503 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * AD3530R/AD3530 8-channel, 16-bit Voltage Output DAC Driver + * AD3531R/AD3531 4-channel, 16-bit Voltage Output DAC Driver + * + * Copyright 2025 Analog Devices Inc. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define AD3530R_INTERFACE_CONFIG_A 0x00 +#define AD3530R_OUTPUT_OPERATING_MODE_0 0x20 +#define AD3530R_OUTPUT_OPERATING_MODE_1 0x21 +#define AD3530R_OUTPUT_CONTROL_0 0x2A +#define AD3530R_REFERENCE_CONTROL_0 0x3C +#define AD3530R_SW_LDAC_TRIG_A 0xE5 +#define AD3530R_INPUT_CH 0xEB +#define AD3530R_MAX_REG_ADDR 0xF9 + +#define AD3531R_SW_LDAC_TRIG_A 0xDD +#define AD3531R_INPUT_CH 0xE3 + +#define AD3530R_SLD_TRIG_A BIT(7) +#define AD3530R_OUTPUT_CONTROL_RANGE BIT(2) +#define AD3530R_REFERENCE_CONTROL_SEL BIT(0) +#define AD3530R_REG_VAL_MASK GENMASK(15, 0) + +#define AD3530R_SW_RESET (BIT(7) | BIT(0)) +#define AD3530R_MAX_CHANNELS 8 +#define AD3531R_MAX_CHANNELS 4 +#define AD3530R_INTERNAL_VREF_MV 2500 +#define AD3530R_LDAC_PULSE_US 100 + +enum ad3530r_mode { + AD3530R_NORMAL_OPERATION, + AD3530R_POWERDOWN_1K, + AD3530R_POWERDOWN_7K7, + AD3530R_POWERDOWN_32K, +}; + +struct ad3530r_chan { + enum ad3530r_mode powerdown_mode; + bool powerdown; +}; + +struct ad3530r_chip_info { + const char *name; + const struct iio_chan_spec *channels; + int (*input_ch_reg)(unsigned int c); + unsigned int num_channels; + unsigned int sw_ldac_trig_reg; + bool internal_ref_support; +}; + +struct ad3530r_state { + struct regmap *regmap; + /* lock to protect against multiple access to the device and shared data = */ + struct mutex lock; + struct ad3530r_chan chan[AD3530R_MAX_CHANNELS]; + const struct ad3530r_chip_info *chip_info; + struct gpio_desc *ldac_gpio; + int vref_mv; + /* + * DMA (thus cache coherency maintenance) may require the transfer + * buffers to live in their own cache lines. + */ + __be16 buf __aligned(IIO_DMA_MINALIGN); +}; + +static int ad3530r_input_ch_reg(unsigned int c) +{ + return 2 * c + AD3530R_INPUT_CH; +} + +static int ad3531r_input_ch_reg(unsigned int c) +{ + return 2 * c + AD3531R_INPUT_CH; +} + +static const char * const ad3530r_powerdown_modes[] =3D { + "1kohm_to_gnd", + "7.7kohm_to_gnd", + "32kohm_to_gnd", +}; + +static int ad3530r_get_powerdown_mode(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan) +{ + struct ad3530r_state *st =3D iio_priv(indio_dev); + + guard(mutex)(&st->lock); + return st->chan[chan->channel].powerdown_mode - 1; +} + +static int ad3530r_set_powerdown_mode(struct iio_dev *indio_dev, + const struct iio_chan_spec *chan, + unsigned int mode) +{ + struct ad3530r_state *st =3D iio_priv(indio_dev); + + guard(mutex)(&st->lock); + st->chan[chan->channel].powerdown_mode =3D mode + 1; + + return 0; +} + +static const struct iio_enum ad3530r_powerdown_mode_enum =3D { + .items =3D ad3530r_powerdown_modes, + .num_items =3D ARRAY_SIZE(ad3530r_powerdown_modes), + .get =3D ad3530r_get_powerdown_mode, + .set =3D ad3530r_set_powerdown_mode, +}; + +static ssize_t ad3530r_get_dac_powerdown(struct iio_dev *indio_dev, + uintptr_t private, + const struct iio_chan_spec *chan, + char *buf) +{ + struct ad3530r_state *st =3D iio_priv(indio_dev); + + guard(mutex)(&st->lock); + return sysfs_emit(buf, "%d\n", st->chan[chan->channel].powerdown); +} + +static ssize_t ad3530r_set_dac_powerdown(struct iio_dev *indio_dev, + uintptr_t private, + const struct iio_chan_spec *chan, + const char *buf, size_t len) +{ + struct ad3530r_state *st =3D iio_priv(indio_dev); + int ret; + unsigned int mask, val, reg; + bool powerdown; + + ret =3D kstrtobool(buf, &powerdown); + if (ret) + return ret; + + guard(mutex)(&st->lock); + mask =3D GENMASK(chan->address + 1, chan->address); + reg =3D chan->channel < AD3531R_MAX_CHANNELS ? + AD3530R_OUTPUT_OPERATING_MODE_0 : + AD3530R_OUTPUT_OPERATING_MODE_1; + val =3D (powerdown ? st->chan[chan->channel].powerdown_mode : 0) + << chan->address; + + ret =3D regmap_update_bits(st->regmap, reg, mask, val); + if (ret) + return ret; + + st->chan[chan->channel].powerdown =3D powerdown; + + return len; +} + +static int ad3530r_trigger_hw_ldac(struct gpio_desc *ldac_gpio) +{ + gpiod_set_value_cansleep(ldac_gpio, 1); + fsleep(AD3530R_LDAC_PULSE_US); + gpiod_set_value_cansleep(ldac_gpio, 0); + + return 0; +} + +static int ad3530r_dac_write(struct ad3530r_state *st, unsigned int chan, + unsigned int val) +{ + int ret; + + guard(mutex)(&st->lock); + st->buf =3D cpu_to_be16(val); + + ret =3D regmap_bulk_write(st->regmap, st->chip_info->input_ch_reg(chan), + &st->buf, sizeof(st->buf)); + if (ret) + return ret; + + if (st->ldac_gpio) + return ad3530r_trigger_hw_ldac(st->ldac_gpio); + + return regmap_set_bits(st->regmap, st->chip_info->sw_ldac_trig_reg, + AD3530R_SLD_TRIG_A); +} + +static int ad3530r_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int *val, int *val2, long info) +{ + struct ad3530r_state *st =3D iio_priv(indio_dev); + int ret; + + guard(mutex)(&st->lock); + switch (info) { + case IIO_CHAN_INFO_RAW: + ret =3D regmap_bulk_read(st->regmap, + st->chip_info->input_ch_reg(chan->channel), + &st->buf, sizeof(st->buf)); + if (ret) + return ret; + + *val =3D FIELD_GET(AD3530R_REG_VAL_MASK, be16_to_cpu(st->buf)); + + return IIO_VAL_INT; + case IIO_CHAN_INFO_SCALE: + *val =3D st->vref_mv; + *val2 =3D 16; + + return IIO_VAL_FRACTIONAL_LOG2; + default: + return -EINVAL; + } +} + +static int ad3530r_write_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan, + int val, int val2, long info) +{ + struct ad3530r_state *st =3D iio_priv(indio_dev); + + switch (info) { + case IIO_CHAN_INFO_RAW: + if (val < 0 || val > U16_MAX) + return -EINVAL; + + return ad3530r_dac_write(st, chan->channel, val); + default: + return -EINVAL; + } +} + +static int ad3530r_reg_access(struct iio_dev *indio_dev, unsigned int reg, + unsigned int writeval, unsigned int *readval) +{ + struct ad3530r_state *st =3D iio_priv(indio_dev); + + if (readval) + return regmap_read(st->regmap, reg, readval); + + return regmap_write(st->regmap, reg, writeval); +} + +static const struct iio_chan_spec_ext_info ad3530r_ext_info[] =3D { + { + .name =3D "powerdown", + .shared =3D IIO_SEPARATE, + .read =3D ad3530r_get_dac_powerdown, + .write =3D ad3530r_set_dac_powerdown, + }, + IIO_ENUM("powerdown_mode", IIO_SEPARATE, &ad3530r_powerdown_mode_enum), + IIO_ENUM_AVAILABLE("powerdown_mode", IIO_SHARED_BY_TYPE, + &ad3530r_powerdown_mode_enum), + { } +}; + +#define AD3530R_CHAN(_chan, _pos) { \ + .type =3D IIO_VOLTAGE, \ + .indexed =3D 1, \ + .channel =3D _chan, \ + .address =3D _pos, \ + .output =3D 1, \ + .info_mask_separate =3D BIT(IIO_CHAN_INFO_RAW) | \ + BIT(IIO_CHAN_INFO_SCALE), \ + .ext_info =3D ad3530r_ext_info, \ +} + +static const struct iio_chan_spec ad3530r_channels[] =3D { + AD3530R_CHAN(0, 0), + AD3530R_CHAN(1, 2), + AD3530R_CHAN(2, 4), + AD3530R_CHAN(3, 6), + AD3530R_CHAN(4, 0), + AD3530R_CHAN(5, 2), + AD3530R_CHAN(6, 4), + AD3530R_CHAN(7, 6), +}; + +static const struct iio_chan_spec ad3531r_channels[] =3D { + AD3530R_CHAN(0, 0), + AD3530R_CHAN(1, 2), + AD3530R_CHAN(2, 4), + AD3530R_CHAN(3, 6), +}; + +static const struct ad3530r_chip_info ad3530_chip =3D { + .name =3D "ad3530", + .channels =3D ad3530r_channels, + .num_channels =3D ARRAY_SIZE(ad3530r_channels), + .sw_ldac_trig_reg =3D AD3530R_SW_LDAC_TRIG_A, + .input_ch_reg =3D ad3530r_input_ch_reg, + .internal_ref_support =3D false, +}; + +static const struct ad3530r_chip_info ad3530r_chip =3D { + .name =3D "ad3530r", + .channels =3D ad3530r_channels, + .num_channels =3D ARRAY_SIZE(ad3530r_channels), + .sw_ldac_trig_reg =3D AD3530R_SW_LDAC_TRIG_A, + .input_ch_reg =3D ad3530r_input_ch_reg, + .internal_ref_support =3D true, +}; + +static const struct ad3530r_chip_info ad3531_chip =3D { + .name =3D "ad3531", + .channels =3D ad3531r_channels, + .num_channels =3D ARRAY_SIZE(ad3531r_channels), + .sw_ldac_trig_reg =3D AD3531R_SW_LDAC_TRIG_A, + .input_ch_reg =3D ad3531r_input_ch_reg, + .internal_ref_support =3D false, +}; + +static const struct ad3530r_chip_info ad3531r_chip =3D { + .name =3D "ad3531r", + .channels =3D ad3531r_channels, + .num_channels =3D ARRAY_SIZE(ad3531r_channels), + .sw_ldac_trig_reg =3D AD3531R_SW_LDAC_TRIG_A, + .input_ch_reg =3D ad3531r_input_ch_reg, + .internal_ref_support =3D true, +}; + +static int ad3530r_setup(struct ad3530r_state *st, int vref, + bool has_external_vref) +{ + struct device *dev =3D regmap_get_device(st->regmap); + struct gpio_desc *reset_gpio; + int i, ret; + u8 range_multiplier; + + reset_gpio =3D devm_gpiod_get_optional(dev, "reset", GPIOD_OUT_HIGH); + if (IS_ERR(reset_gpio)) + return dev_err_probe(dev, PTR_ERR(reset_gpio), + "Failed to get reset GPIO\n"); + + if (reset_gpio) { + /* Perform hardware reset */ + fsleep(1000); + gpiod_set_value_cansleep(reset_gpio, 0); + } else { + /* Perform software reset */ + ret =3D regmap_update_bits(st->regmap, AD3530R_INTERFACE_CONFIG_A, + AD3530R_SW_RESET, AD3530R_SW_RESET); + if (ret) + return ret; + } + + fsleep(10000); + + range_multiplier =3D 1; + if (device_property_read_bool(dev, "adi,range-double")) { + ret =3D regmap_set_bits(st->regmap, AD3530R_OUTPUT_CONTROL_0, + AD3530R_OUTPUT_CONTROL_RANGE); + if (ret) + return ret; + + range_multiplier =3D 2; + } + + if (!has_external_vref && st->chip_info->internal_ref_support) { + ret =3D regmap_set_bits(st->regmap, AD3530R_REFERENCE_CONTROL_0, + AD3530R_REFERENCE_CONTROL_SEL); + if (ret) + return ret; + + st->vref_mv =3D range_multiplier * AD3530R_INTERNAL_VREF_MV; + } + + if (has_external_vref) + st->vref_mv =3D range_multiplier * vref / 1000; + + /* Set operating mode to normal operation. */ + ret =3D regmap_write(st->regmap, AD3530R_OUTPUT_OPERATING_MODE_0, + AD3530R_NORMAL_OPERATION); + if (ret) + return ret; + + if (st->chip_info->num_channels > AD3531R_MAX_CHANNELS) { + ret =3D regmap_write(st->regmap, AD3530R_OUTPUT_OPERATING_MODE_1, + AD3530R_NORMAL_OPERATION); + if (ret) + return ret; + } + + for (i =3D 0; i < st->chip_info->num_channels; i++) + st->chan[i].powerdown_mode =3D AD3530R_POWERDOWN_32K; + + st->ldac_gpio =3D devm_gpiod_get_optional(dev, "ldac", GPIOD_OUT_LOW); + if (IS_ERR(st->ldac_gpio)) + return dev_err_probe(dev, PTR_ERR(st->ldac_gpio), + "Failed to get ldac GPIO\n"); + + return 0; +} + +static const struct regmap_config ad3530r_regmap_config =3D { + .reg_bits =3D 16, + .val_bits =3D 8, + .max_register =3D AD3530R_MAX_REG_ADDR, +}; + +static const struct iio_info ad3530r_info =3D { + .read_raw =3D ad3530r_read_raw, + .write_raw =3D ad3530r_write_raw, + .debugfs_reg_access =3D ad3530r_reg_access, +}; + +static int ad3530r_probe(struct spi_device *spi) +{ + static const char * const regulators[] =3D { "vdd", "iovdd" }; + struct device *dev =3D &spi->dev; + struct iio_dev *indio_dev; + struct ad3530r_state *st; + bool has_external_vref; + int ret, vref; + + indio_dev =3D devm_iio_device_alloc(&spi->dev, sizeof(*st)); + if (!indio_dev) + return -ENOMEM; + + st =3D iio_priv(indio_dev); + + st->regmap =3D devm_regmap_init_spi(spi, &ad3530r_regmap_config); + if (IS_ERR(st->regmap)) + return dev_err_probe(dev, PTR_ERR(st->regmap), + "Failed to init regmap"); + + ret =3D devm_mutex_init(dev, &st->lock); + if (ret) + return ret; + + st->chip_info =3D spi_get_device_match_data(spi); + if (!st->chip_info) + return -ENODEV; + + ret =3D devm_regulator_bulk_get_enable(dev, ARRAY_SIZE(regulators), + regulators); + if (ret) + return dev_err_probe(dev, ret, "Failed to enable regulators\n"); + + vref =3D devm_regulator_get_enable_read_voltage(dev, "ref"); + if (vref < 0 && vref !=3D -ENODEV) + return vref; + + has_external_vref =3D vref !=3D -ENODEV; + + if (!st->chip_info->internal_ref_support && !has_external_vref) + return -ENODEV; + + ret =3D ad3530r_setup(st, vref, has_external_vref); + if (ret) + return ret; + + indio_dev->name =3D st->chip_info->name; + indio_dev->info =3D &ad3530r_info; + indio_dev->modes =3D INDIO_DIRECT_MODE; + indio_dev->channels =3D st->chip_info->channels; + indio_dev->num_channels =3D st->chip_info->num_channels; + + return devm_iio_device_register(&spi->dev, indio_dev); +} + +static const struct spi_device_id ad3530r_id[] =3D { + { "ad3530", (kernel_ulong_t)&ad3530_chip }, + { "ad3530r", (kernel_ulong_t)&ad3530r_chip }, + { "ad3531", (kernel_ulong_t)&ad3531_chip }, + { "ad3531r", (kernel_ulong_t)&ad3531r_chip }, + { } +}; +MODULE_DEVICE_TABLE(spi, ad3530r_id); + +static const struct of_device_id ad3530r_of_match[] =3D { + { .compatible =3D "adi,ad3530", .data =3D &ad3530_chip }, + { .compatible =3D "adi,ad3530r", .data =3D &ad3530r_chip }, + { .compatible =3D "adi,ad3531", .data =3D &ad3531_chip }, + { .compatible =3D "adi,ad3531r", .data =3D &ad3531r_chip }, + { } +}; +MODULE_DEVICE_TABLE(of, ad3530r_of_match); + +static struct spi_driver ad3530r_driver =3D { + .driver =3D { + .name =3D "ad3530r", + .of_match_table =3D ad3530r_of_match, + }, + .probe =3D ad3530r_probe, + .id_table =3D ad3530r_id, +}; +module_spi_driver(ad3530r_driver); + +MODULE_AUTHOR("Kim Seer Paller "); +MODULE_DESCRIPTION("Analog Devices AD3530R and Similar DACs Driver"); +MODULE_LICENSE("GPL"); --=20 2.34.1