From nobody Mon Feb 9 17:23:53 2026 Received: from mail-pf1-f169.google.com (mail-pf1-f169.google.com [209.85.210.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 70B6D1BD9F0 for ; Sun, 20 Apr 2025 07:05:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745132722; cv=none; b=XJsXEhd2WgwPzSx+FmdlVx1JeQAu4y1IN+K5s8POdABicREk8F/VLswDWS4SDkvGsXm10wdPXFFosE0MsalELOEeN+VRFwInOK1M/JZZUzZn6gtZEADcBRPuCp3+KVqWU/SECvBAjw/e6agecFYOz1H/FGHlKsDIb3Q7jFpHCsU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745132722; c=relaxed/simple; bh=PNcTPNKTNZ1gKYtX8vTPGByuXKuF376uPXd94DI3iwI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=KDeJFyfM/zSMXw2DLp5hmfBZ/TIDO3qpmPozT9u9K88lcNKsupPvPkbOFgGFidNiSRKXM0sgymDtf1ujdv3AmDTaelLnKtKOROX36b0Oh7CMkaDa6sZu1OR0IET2H7EUb6dhVJkkJ3YTnLbytrAP/bvGoDwYkEQk8JYVsrrFFf8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=nxncdn0S; arc=none smtp.client-ip=209.85.210.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="nxncdn0S" Received: by mail-pf1-f169.google.com with SMTP id d2e1a72fcca58-736dd9c4b40so3649448b3a.0 for ; Sun, 20 Apr 2025 00:05:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1745132720; x=1745737520; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MR/L1gyoefm8Vy/IlZ6zEowMZzsZMT6siW4g9DB1mYc=; b=nxncdn0So3axJhc7GOuMAnhXgEHSHED7TIhC3UWtNTlmZwIipQAAkGnGherAK4brSW 8wf653hAVWmZpmnV4T6JAWTsNiNwrDUyJQyOjfbuiaD+MYz/109gwMu7CrN3spuV8o6i jPKn9M5k+MMDLibmS0+Qiz2grgowX9vbecBINheLvXgn1sdBQcyoqu6NHDLTFaTQLudf 2m/NZ3w+dqp3reRHByMOqmXdiO71TSFvsMQoiLCCpHRdUkIBcDPdjngsjLLzjZ2O2rVJ ohnc1JLh6MVZ8FtZnuRFAPMxYs0hqq9UFGy7fsq2akeHtyeY2MZVJT1yWH0Sr6CV8/Fn faaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1745132720; x=1745737520; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MR/L1gyoefm8Vy/IlZ6zEowMZzsZMT6siW4g9DB1mYc=; b=sW7kOZMoZP+v/DaQd9fTESo1OLYD9HMwJ1FVyUesEuoaAu92+j9Hh+gNfyMolN5p4r m393kDEMdHa2G+YH4cD04MsoGKs7wGswnIigCSrwaKnNB8EGE7o9YndbrJXYPYdGfCT8 wysKewfZ8Jmsl8TP9HIRAMFB4ujD8xsRcsmki/xso8sDpVlJcD6dvq8iTwGoc3FrYOY1 xBXw9bEPkxq8nriG9dDm5xIxL9trTlHMQHvGbRNWRdyv4fu2+BSehvkw8c8Equ5ScyWv opv+Mgn0V9JCaMQ1sWc6U5CriQt7PkNoQD/2V6LjBTR3LswEvyv9ckAsJyg4kKSEkwOW uuMA== X-Forwarded-Encrypted: i=1; AJvYcCUuetv47TLHRER3LSMHpKCJgohE1pe42j64DOfgezgzcQ2mpRhcHvA8Ca9O5AsFbYIS093EGpf1TVciZR8=@vger.kernel.org X-Gm-Message-State: AOJu0YwOCoUH6E3qCTJpYxDXw2dRJs33TggQ103VrzGuuSGaD0SkNxJJ 3NVonOESImPZA6z8rw6EUn9JnSUEiDZ40ohclSJi6TxZJFZLesnuv2mJP7bZm+E= X-Gm-Gg: ASbGncvUt/XUQz/9ko0WYpHTzR2wvXuc4wBOMakT9C2X5+EBHnu0HoP5iQ1peXBP6Zj 97Tt8lO58B7WXJ4hZ8tqHXgmU2RcgLIAl0mZSopXD7yXBMVAtLZ79mKFgwcmr09lrJPWMGIam0N f65+aANUWiVZCwiZ0/1ADsaWPFM2tMOhGDjv674FVaJUJJ6e4fenh+7PZueOupWhHwriGc9pcQY lZtdvqOP3Nmo/0l7T+HQAd1BEjQXKDsMisdb6vmKHKhtOtZvbjk4xFip8AxKSGuCus/KJOiel9I w0oAjprlyNhoIHdgOTmZwpL6855M0w== X-Google-Smtp-Source: AGHT+IHnNcaPl5tS54vvKjk9Uw7ZX2O+/OF2CDTIslzTsPp0DLJ9kQ2Z7mF4wsGBx6AYIAiWAbiJMQ== X-Received: by 2002:a05:6a20:c886:b0:1ee:5fae:8f6a with SMTP id adf61e73a8af0-203c94fc8bdmr15217402637.1.1745132719693; Sun, 20 Apr 2025 00:05:19 -0700 (PDT) Received: from localhost.localdomain ([2a11:3:200::40b3]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-b0db12743afsm3742626a12.16.2025.04.20.00.05.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 20 Apr 2025 00:05:19 -0700 (PDT) From: Guodong Xu To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, dlan@gentoo.org, p.zabel@pengutronix.de, drew@pdp7.com, inochiama@gmail.com, geert+renesas@glider.be, heylenay@4d2.org, tglx@linutronix.de, hal.feng@starfivetech.com, unicorn_wang@outlook.com, duje.mihanovic@skole.hr Cc: elder@riscstar.com, linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev, guodong@riscstar.com Subject: [PATCH v2 3/6] riscv: dts: spacemit: add PWM support for K1 SoC Date: Sun, 20 Apr 2025 15:02:48 +0800 Message-ID: <20250420070251.378950-4-guodong@riscstar.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250420070251.378950-1-guodong@riscstar.com> References: <20250420070251.378950-1-guodong@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The SpacemiT K1 SoC features a PWM controller with 20 independent channels. Add the corresponding 20 PWM nodes to the device tree. Signed-off-by: Guodong Xu --- v2: Changed compatible string with the fallback marvell,pxa910-pwm arch/riscv/boot/dts/spacemit/k1.dtsi | 180 +++++++++++++++++++++++++++ 1 file changed, 180 insertions(+) diff --git a/arch/riscv/boot/dts/spacemit/k1.dtsi b/arch/riscv/boot/dts/spa= cemit/k1.dtsi index c0cc4b99c935..e7dba623e877 100644 --- a/arch/riscv/boot/dts/spacemit/k1.dtsi +++ b/arch/riscv/boot/dts/spacemit/k1.dtsi @@ -556,5 +556,185 @@ sec_uart1: serial@f0612000 { reg-io-width =3D <4>; status =3D "reserved"; /* for TEE usage */ }; + + pwm0: pwm@d401a000 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd401a000 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM0>; + resets =3D <&syscon_apbc RESET_PWM0>; + status =3D "disabled"; + }; + + pwm1: pwm@d401a400 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd401a400 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM1>; + resets =3D <&syscon_apbc RESET_PWM1>; + status =3D "disabled"; + }; + + pwm2: pwm@d401a800 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd401a800 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM2>; + resets =3D <&syscon_apbc RESET_PWM2>; + status =3D "disabled"; + }; + + pwm3: pwm@d401ac00 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd401ac00 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM3>; + resets =3D <&syscon_apbc RESET_PWM3>; + status =3D "disabled"; + }; + + pwm4: pwm@d401b000 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd401b000 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM4>; + resets =3D <&syscon_apbc RESET_PWM4>; + status =3D "disabled"; + }; + + pwm5: pwm@d401b400 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd401b400 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM5>; + resets =3D <&syscon_apbc RESET_PWM5>; + status =3D "disabled"; + }; + + pwm6: pwm@d401b800 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd401b800 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM6>; + resets =3D <&syscon_apbc RESET_PWM6>; + status =3D "disabled"; + }; + + pwm7: pwm@d401bc00 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd401bc00 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM7>; + resets =3D <&syscon_apbc RESET_PWM7>; + status =3D "disabled"; + }; + + pwm8: pwm@d4020000 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4020000 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM8>; + resets =3D <&syscon_apbc RESET_PWM8>; + status =3D "disabled"; + }; + + pwm9: pwm@d4020400 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4020400 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM9>; + resets =3D <&syscon_apbc RESET_PWM9>; + status =3D "disabled"; + }; + + pwm10: pwm@d4020800 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4020800 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM10>; + resets =3D <&syscon_apbc RESET_PWM10>; + status =3D "disabled"; + }; + + pwm11: pwm@d4020c00 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4020c00 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM11>; + resets =3D <&syscon_apbc RESET_PWM11>; + status =3D "disabled"; + }; + + pwm12: pwm@d4021000 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4021000 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM12>; + resets =3D <&syscon_apbc RESET_PWM12>; + status =3D "disabled"; + }; + + pwm13: pwm@d4021400 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4021400 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM13>; + resets =3D <&syscon_apbc RESET_PWM13>; + status =3D "disabled"; + }; + + pwm14: pwm@d4021800 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4021800 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM14>; + resets =3D <&syscon_apbc RESET_PWM14>; + status =3D "disabled"; + }; + + pwm15: pwm@d4021c00 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4021c00 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM15>; + resets =3D <&syscon_apbc RESET_PWM15>; + status =3D "disabled"; + }; + + pwm16: pwm@d4022000 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4022000 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM16>; + resets =3D <&syscon_apbc RESET_PWM16>; + status =3D "disabled"; + }; + + pwm17: pwm@d4022400 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4022400 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM17>; + resets =3D <&syscon_apbc RESET_PWM17>; + status =3D "disabled"; + }; + + pwm18: pwm@d4022800 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4022800 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM18>; + resets =3D <&syscon_apbc RESET_PWM18>; + status =3D "disabled"; + }; + + pwm19: pwm@d4022c00 { + compatible =3D "spacemit,k1-pwm", "marvell,pxa910-pwm"; + reg =3D <0x0 0xd4022c00 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM19>; + resets =3D <&syscon_apbc RESET_PWM19>; + status =3D "disabled"; + }; }; }; --=20 2.43.0