From nobody Mon Feb 9 15:50:23 2026 Received: from lelvem-ot02.ext.ti.com (lelvem-ot02.ext.ti.com [198.47.23.235]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 55D01243378; Thu, 17 Apr 2025 12:04:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.235 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744891464; cv=none; b=U75zCTT0pULmayqG06o+S54KxnF+XBrqtZQLYu4M5CXqvhcjmppJSVAFTmZg6fb5Lk+WBdnl1y74fIzjjXghqwDlH+gPgC8nJ46xXlNW126fEd7jo/grsqZSU8C55r+zCHRDFRP53zD0Mu1hjrEIIcKg973V13NuZk6t30Smt3I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744891464; c=relaxed/simple; bh=L2vlRrhdRH3dDq0ZgMo3vcLAcbdj+oGOEnZahJIdxJs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Lbd5ttKKkgRMnFv9Owl2h9lm7GsYFWd61WFQoRcpkTyMCS4L2+6pgdQ8ifRfm2H6RqNztcY0QGgTqtDTU9Hl+O5sIcENXeWXczo3+qqPeuzbHbmUbLJbGaYHCVkg6WdG4uaXsy4r9DbmOPIM9x6YKUd7azoNRRGh8V9JSG0BH9Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=ZVaNu21s; arc=none smtp.client-ip=198.47.23.235 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="ZVaNu21s" Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelvem-ot02.ext.ti.com (8.15.2/8.15.2) with ESMTPS id 53HC4F8n683320 (version=TLSv1.2 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Thu, 17 Apr 2025 07:04:15 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1744891455; bh=Lvr53dz/eBl/mkxi5vm8aFOTcFU8RWCEoI8xJrW6F30=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=ZVaNu21sx5ucVceeS/fhRqFJ2wRxDuZ6KJq4KerZT/zPUUYi4Cs/lL8wjcds+hCeG uRXGxQkkk8lRQuvJn8iJvJlYrN9mXoAzp07Swcz6kkzlPSiHmTKBnA/KW7uKq8ias+ hnqBhqPN85DDPyrhUmH2/jviG0nuTA2WXK+3mQyE= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 53HC4Fwq041865 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 17 Apr 2025 07:04:15 -0500 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Thu, 17 Apr 2025 07:04:14 -0500 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Thu, 17 Apr 2025 07:04:14 -0500 Received: from uda0492258.dhcp.ti.com (uda0492258.dhcp.ti.com [10.24.72.113]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 53HC47VJ004789; Thu, 17 Apr 2025 07:04:11 -0500 From: Siddharth Vadapalli To: , , , , , CC: , , , , Subject: [PATCH 1/7] arm64: dts: ti: k3-am64-main: switch to 64-bit address space for PCIe0 Date: Thu, 17 Apr 2025 17:34:01 +0530 Message-ID: <20250417120407.2646929-2-s-vadapalli@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250417120407.2646929-1-s-vadapalli@ti.com> References: <20250417120407.2646929-1-s-vadapalli@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea Content-Type: text/plain; charset="utf-8" The PCIe0 instance of PCIe in AM64 SoC supports: 1. 128 MB address region in the 32-bit address space 2. 4 GB address region in the 64-bit address space The default configuration is that of a 128 MB address region in the 32-bit address space. While this might be sufficient for most use-cases, it is insufficient for supporting use-cases which require larger address spaces. Therefore, switch to using the 64-bit address space with a 4 GB address region. Signed-off-by: Siddharth Vadapalli --- arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 7 ++++--- 1 file changed, 4 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi b/arch/arm64/boot/dts= /ti/k3-am64-main.dtsi index 324eb44c258d..1a6e5ea65f9a 100644 --- a/arch/arm64/boot/dts/ti/k3-am64-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am64-main.dtsi @@ -1031,7 +1031,7 @@ pcie0_rc: pcie@f102000 { reg =3D <0x00 0x0f102000 0x00 0x1000>, <0x00 0x0f100000 0x00 0x400>, <0x00 0x0d000000 0x00 0x00800000>, - <0x00 0x68000000 0x00 0x00001000>; + <0x06 0x00000000 0x00 0x00001000>; reg-names =3D "intd_cfg", "user_cfg", "reg", "cfg"; interrupt-names =3D "link_state"; interrupts =3D ; @@ -1049,8 +1049,9 @@ pcie0_rc: pcie@f102000 { vendor-id =3D <0x104c>; device-id =3D <0xb010>; msi-map =3D <0x0 &gic_its 0x0 0x10000>; - ranges =3D <0x01000000 0x00 0x68001000 0x00 0x68001000 0x00 0x0010000>, - <0x02000000 0x00 0x68011000 0x00 0x68011000 0x00 0x7fef000>; + ranges =3D <0x01000000 0x00 0x00001000 0x06 0x00001000 0x00 0x00100000>,= /* IO (1 MB) */ + <0x02000000 0x00 0x00101000 0x06 0x00101000 0x00 0x08000000>, /* 32-bi= t Non-Prefetchable MEM (128 MB) */ + <0x43000000 0x06 0x08101000 0x06 0x08101000 0x00 0xf7eff000>; /* 64-bi= t Prefetchable MEM (4 GB - (129 MB + 4 KB)) */ dma-ranges =3D <0x02000000 0x0 0x0 0x0 0x0 0x00000010 0x0>; status =3D "disabled"; }; --=20 2.34.1