From nobody Sun Dec 14 19:12:17 2025 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 44052205E2F; Thu, 17 Apr 2025 20:14:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744920894; cv=none; b=lRJYHGto1IkwkjyBj8NnLI6WnFjoPugmGQE3SbJrf14B/v2mBX9/gP7mFOaMgQj7gXQGxKd0vqdaR+LPuEgsbroALRaBd99dr7oEt/NtP83cEUM++O9gQ9HRcdnO97H6yZNFpeQ7i681rVy5K35/qQypAw7UtZN4LpWfhVERFPg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744920894; c=relaxed/simple; bh=cL0NbqoPrjxln+M7eg5VJqlhg4NHXso2/3QwkVlw3u4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=EG/nrOBQoKXVgNhKEzcWZaoBNx9ndeiXgqhE8xUWHlI7UAfxShIS7rN6nxrtdxHxqncH7bIYsCZ27OSRLRd+5OfUdIcJNtDeApCQlHixbA5v7RoGnE+9A0bgd6Ce49TiGhTxnHNWIq64gQstQ6uMIjUqC0cUDSUoOvFjlh6wYT8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=RbUWdE1K; arc=none smtp.client-ip=10.30.226.201 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="RbUWdE1K" Received: by smtp.kernel.org (Postfix) with ESMTPS id BEFB1C4CEF1; Thu, 17 Apr 2025 20:14:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1744920893; bh=cL0NbqoPrjxln+M7eg5VJqlhg4NHXso2/3QwkVlw3u4=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=RbUWdE1Kk3F0m64YGHn2DU3QVcsO45kku6DKPv3KNNBWvL2GqNjiSbK4P4rV8PXig 700l5bF+9c+eu46lnGf7ZuZzD1KIqdBJqP1VpKKxF6cKYg544WS89IalcyknI89/Ci d7tylv6wAuKVnWZwL4jLPb+1eT9H/9ZB6Lz6udKvW3CbXuEmfoPjaohlR90kG9NaqX PFwC8wVzHrskfpP/PBgyJpj+93UUR66xb0puI4fHR3VmU7eX19Y2PTZg/eJegwlO8h m9KL+fxqo0j0JNWZ8tU3dck9rgeGpR59t9D7iZ6WZ2hIN6AD3U/1RmpAzS2FJUad36 9xy0/L46wyOWQ== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id B3397C369CB; Thu, 17 Apr 2025 20:14:53 +0000 (UTC) From: Sasha Finkelstein via B4 Relay Date: Thu, 17 Apr 2025 22:14:51 +0200 Subject: [PATCH v2 3/3] arm64: dts: apple: Add PMU NVMEM Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250417-spmi-nvmem-v2-3-b88851e34afb@gmail.com> References: <20250417-spmi-nvmem-v2-0-b88851e34afb@gmail.com> In-Reply-To: <20250417-spmi-nvmem-v2-0-b88851e34afb@gmail.com> To: Sven Peter , Janne Grunau , Alyssa Rosenzweig , Neal Gompa , Srinivas Kandagatla , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: asahi@lists.linux.dev, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Sasha Finkelstein , Hector Martin X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1744920892; l=6119; i=fnkl.kernel@gmail.com; s=20241124; h=from:subject:message-id; bh=r3FXIrQkL2BPaLQ9NPi9PQxQaHbfYnGD3KEb4Aoaexs=; b=In7D/S1SqE8ML03r0v4/Q27rhkgpXJh+W6qeLcyT2U4yunqQzRLkOktYLajotf0lvnibKIzPk mKpCH074UH4CAC0Rei2siOEs7n/dfIWsdyMQ6BG12Egf9EmuL80KQ6g X-Developer-Key: i=fnkl.kernel@gmail.com; a=ed25519; pk=aSkp1PdZ+eF4jpMO6oLvz/YfT5XkBUneWwyhQrOgmsU= X-Endpoint-Received: by B4 Relay for fnkl.kernel@gmail.com/20241124 with auth_id=283 X-Original-From: Sasha Finkelstein Reply-To: fnkl.kernel@gmail.com From: Hector Martin Add device tree entries for NVMEM cells present on the PMU Signed-off-by: Hector Martin Co-developed-by: Sasha Finkelstein Signed-off-by: Sasha Finkelstein Reviewed-by: Alyssa Rosenzweig Reviewed-by: Nick Chan --- arch/arm64/boot/dts/apple/t6001.dtsi | 1 + arch/arm64/boot/dts/apple/t6002.dtsi | 1 + arch/arm64/boot/dts/apple/t600x-die0.dtsi | 50 +++++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/apple/t8103.dtsi | 50 +++++++++++++++++++++++++++= ++++ arch/arm64/boot/dts/apple/t8112.dtsi | 50 +++++++++++++++++++++++++++= ++++ 5 files changed, 152 insertions(+) diff --git a/arch/arm64/boot/dts/apple/t6001.dtsi b/arch/arm64/boot/dts/app= le/t6001.dtsi index 620b17e4031f069874aaabadbf06b7b29ec4031e..d2cf81926f284ccf7627701cc82= edff31d4d72d6 100644 --- a/arch/arm64/boot/dts/apple/t6001.dtsi +++ b/arch/arm64/boot/dts/apple/t6001.dtsi @@ -11,6 +11,7 @@ #include #include #include +#include =20 #include "multi-die-cpp.h" =20 diff --git a/arch/arm64/boot/dts/apple/t6002.dtsi b/arch/arm64/boot/dts/app= le/t6002.dtsi index a963a5011799a0480f88688fb4372a31f0bbf806..e36f422d257d8fe3a62bfa6e0f0= e0dc6c34608a4 100644 --- a/arch/arm64/boot/dts/apple/t6002.dtsi +++ b/arch/arm64/boot/dts/apple/t6002.dtsi @@ -11,6 +11,7 @@ #include #include #include +#include =20 #include "multi-die-cpp.h" =20 diff --git a/arch/arm64/boot/dts/apple/t600x-die0.dtsi b/arch/arm64/boot/dt= s/apple/t600x-die0.dtsi index 4c224e686ffe5602329f7f394d3354559c4130ab..fba01727ee8bd67990cb001a572= 7d5dd2d01e2ee 100644 --- a/arch/arm64/boot/dts/apple/t600x-die0.dtsi +++ b/arch/arm64/boot/dts/apple/t600x-die0.dtsi @@ -50,6 +50,56 @@ nub_spmi0: spmi@2920a1300 { reg =3D <0x2 0x920a1300 0x0 0x100>; #address-cells =3D <2>; #size-cells =3D <0>; + + pmic1: pmic@f { + compatible =3D "apple,maverick-pmic", "spmi-nvmem"; + reg =3D <0xf SPMI_USID>; + + nvmem-layout { + compatible =3D "fixed-layout"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + pm_setting: pm-setting@1405 { + reg =3D <0x1405 0x1>; + }; + + rtc_offset: rtc-offset@1411 { + reg =3D <0x1411 0x6>; + }; + + boot_stage: boot-stage@6001 { + reg =3D <0x6001 0x1>; + }; + + boot_error_count: boot-error-count@6002 { + reg =3D <0x6002 0x1>; + bits =3D <0 4>; + }; + + panic_count: panic-count@6002 { + reg =3D <0x6002 0x1>; + bits =3D <4 4>; + }; + + boot_error_stage: boot-error-stage@6003 { + reg =3D <0x6003 0x1>; + }; + + shutdown_flag: shutdown-flag@600f { + reg =3D <0x600f 0x1>; + bits =3D <3 1>; + }; + + fault_shadow: fault-shadow@867b { + reg =3D <0x867b 0x10>; + }; + + socd: socd@8b00 { + reg =3D <0x8b00 0x400>; + }; + }; + }; }; =20 wdt: watchdog@2922b0000 { diff --git a/arch/arm64/boot/dts/apple/t8103.dtsi b/arch/arm64/boot/dts/app= le/t8103.dtsi index bdb1cb9e406a441e458b1c735359b0148146e91b..3892fbe6a955513cad2ae836acc= 3e83009ab7cc5 100644 --- a/arch/arm64/boot/dts/apple/t8103.dtsi +++ b/arch/arm64/boot/dts/apple/t8103.dtsi @@ -747,6 +747,56 @@ nub_spmi: spmi@23d0d9300 { reg =3D <0x2 0x3d0d9300 0x0 0x100>; #address-cells =3D <2>; #size-cells =3D <0>; + + pmic1: pmic@f { + compatible =3D "apple,sera-pmic", "spmi-nvmem"; + reg =3D <0xf SPMI_USID>; + + nvmem-layout { + compatible =3D "fixed-layout"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + boot_stage: boot-stage@9f01 { + reg =3D <0x9f01 0x1>; + }; + + boot_error_count: boot-error-count@9f02 { + reg =3D <0x9f02 0x1>; + bits =3D <0 4>; + }; + + panic_count: panic-count@9f02 { + reg =3D <0x9f02 0x1>; + bits =3D <4 4>; + }; + + boot_error_stage: boot-error-stage@9f03 { + reg =3D <0x9f03 0x1>; + }; + + shutdown_flag: shutdown-flag@9f0f { + reg =3D <0x9f0f 0x1>; + bits =3D <3 1>; + }; + + fault_shadow: fault-shadow@a67b { + reg =3D <0xa67b 0x10>; + }; + + socd: socd@ab00 { + reg =3D <0xab00 0x400>; + }; + + pm_setting: pm-setting@d001 { + reg =3D <0xd001 0x1>; + }; + + rtc_offset: rtc-offset@d100 { + reg =3D <0xd100 0x6>; + }; + }; + }; }; =20 pinctrl_nub: pinctrl@23d1f0000 { diff --git a/arch/arm64/boot/dts/apple/t8112.dtsi b/arch/arm64/boot/dts/app= le/t8112.dtsi index 950d1f906ba3023c1d118179207a2099345aae94..325e2ac22b3c88d863b2270c39a= 0a05d625e3f10 100644 --- a/arch/arm64/boot/dts/apple/t8112.dtsi +++ b/arch/arm64/boot/dts/apple/t8112.dtsi @@ -787,6 +787,56 @@ nub_spmi: spmi@23d714000 { reg =3D <0x2 0x3d714000 0x0 0x100>; #address-cells =3D <2>; #size-cells =3D <0>; + + pmic1: pmic@e { + compatible =3D "apple,stowe-pmic", "spmi-nvmem"; + reg =3D <0xe SPMI_USID>; + + nvmem-layout { + compatible =3D "fixed-layout"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + fault_shadow: fault-shadow@867b { + reg =3D <0x867b 0x10>; + }; + + socd: socd@8b00 { + reg =3D <0x8b00 0x400>; + }; + + boot_stage: boot-stage@f701 { + reg =3D <0xf701 0x1>; + }; + + boot_error_count: boot-error-count@f702 { + reg =3D <0xf702 0x1>; + bits =3D <0 4>; + }; + + panic_count: panic-count@f702 { + reg =3D <0xf702 0x1>; + bits =3D <4 4>; + }; + + boot_error_stage: boot-error-stage@f703 { + reg =3D <0xf703 0x1>; + }; + + shutdown_flag: shutdown-flag@f70f { + reg =3D <0xf70f 0x1>; + bits =3D <3 1>; + }; + + pm_setting: pm-setting@f801 { + reg =3D <0xf801 0x1>; + }; + + rtc_offset: rtc-offset@f900 { + reg =3D <0xf900 0x6>; + }; + }; + }; }; =20 pinctrl_smc: pinctrl@23e820000 { --=20 2.49.0