From nobody Fri Dec 19 18:45:19 2025 Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 736C723DE80 for ; Thu, 17 Apr 2025 11:27:08 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889230; cv=none; b=QBLogs0gg66WWnvqtkygFi7wWOo5Obddwoxo71Sgdivxw9/iYVHiwFhv8ZE5Ld55B4JA7P3Xq84+R8H/3sm2RF72wXlL+znXaUh302BQiNMesjaNRJjce7kgQi7vgplDDMITkd0GTvY9x0nmUvVm7sreVNMQT0c1BS7ga8QvJ1A= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889230; c=relaxed/simple; bh=hDddIwvlTDMzReVuUyCkrtqQUet2IXs5iUQX60KMgaA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=YKj5WSOczP56ufEcB/SqdPElXKeCGvAhAFPseViT31t/un74n/QLEq74p08SW4dPsTcTON7LMNNPxfn3qV3lzYqDRy6uCqzWCNVSfNIDvr3yCy3IhqoxAdjc4MC8Mam4UKGrd7zm4DBVBC0545zvoH1pz6vplkJlYoMlz1Kt8SM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Z9TAXcW0; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Z9TAXcW0" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-43ede096d73so4393845e9.2 for ; Thu, 17 Apr 2025 04:27:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1744889226; x=1745494026; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Jgi1FQ5Hy/QuNveGTgtne5MVjuvQZSqeo7o4egSVbSw=; b=Z9TAXcW04nmtXvI8nRCsOd7I2QIW6PSILHCk2GSJud/vZu41UniREoRfcZgrxRp2JW oFoHV61ojvGYAK2w405TO7LorskBo5q7NbuNcRMxDPJU0x7WNNpUQ7ZDLz5tM3CW0blt 9J4Zc+djEk9UctDU8Wy9sSrj0QjsTziG/IpOsmWhEtDFc6QP7x3BCemH7YX4FsQrJ7em 2oYRlESbPsb+uAl2HR7vOrR3+Ub398FWoclcE2wF7PtXBGq1D7o3P8+gD8xp0cloeNZL QJWbPn3WBevby+lwERiIvY5D04gbG7AwRvoXPatyn+yAzkeWfdfptcYYalWUShCaynO+ nJdw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744889226; x=1745494026; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Jgi1FQ5Hy/QuNveGTgtne5MVjuvQZSqeo7o4egSVbSw=; b=azgdv7UAlG3+/8VScREPjKOys41IJ4CvHVLx/RMpFobsV4/0bNrVhYtsfY/+QGmPei 3hSFMT6dQoKfs9KK8xeK9WuZ/RfgleMz/hP5ia0EQZOB3a1QyFt3fRxDk/zky4Hqx0Xh QpqiSMyIzscV8nGP2Js2qYsY+NSmD5IVNW/E1x644NkY6RHLNUf7eU+d1RBDHKhRouB+ H0fIMDQuRaoL+2QrcyicrhrHf1nYwVuUQHOLm5YlxHlK0p4jZR93pglmYeCE8Yf8cn/P zYKPsDoY+uokCcXg6TYNZnDHReoTiGhmkAaFDf5obHnkwiuBB18e9l+dA+o0qWiCjhoL mcXw== X-Forwarded-Encrypted: i=1; AJvYcCUqNbm7EngqnNs7LV4hjs+2acK6ysMVbLwOkgj5ei8NBh0v1W5Vs4Po7bEnQ+/K1Pwt+yDbjADkyljQ3MA=@vger.kernel.org X-Gm-Message-State: AOJu0YyYFvD4z0oAQVXKNf+Pl2SEZbCEEkIztVA9TYplz6aY+kkg6A+K DylqpkrhuXaMFkw5s+IFUXcvX9bp0CQfjY+oWBlWebl6kzBnABY4fzU0clUrZDPtdXgqjElA91n ZokQ= X-Gm-Gg: ASbGncvrSyP2pzCd7//olWiujBx0t6M2pK1VERoGuURzcTqX/9GUC0190vLVM8BlN/0 42DJ5UVbyPL3cXSp1Jxj6JPlLbY/VRpyS4WKrcgqvpwYO47TNYCf5aIbkO4fjywYNWYV0QOp3+g 9w37QzKxCaayu2dYkRxAE7S7/6NRphhpciwgidPRYlKp86EulvWt18JkNKhxM2wKtVFVVVjsG6c XqjQ230qlNq10eAswNO1x6s5L96PIfmw6bIWvFGxbA0Skc8lh6LGTW5qkNT1fSxR3WOROrDFYYy DtR1s2Iw62BugMLhlAOaY0SsC8ir2/1sCiQO9MkZmQpbfgRo4J6K+hQ7ngFEFm6im6Ct2YBTQAI O84Iajw== X-Google-Smtp-Source: AGHT+IGN81sMeD9tcxfnFwYfOV4hKuARvvD9rpzZ33eZh0pIDM265CED5xrBR0aBqKfLf+uRTRzidw== X-Received: by 2002:a05:6000:430e:b0:39a:e71d:ef3f with SMTP id ffacd0b85a97d-39ee5b13fe8mr4740139f8f.5.1744889226436; Thu, 17 Apr 2025 04:27:06 -0700 (PDT) Received: from [192.168.0.34] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39eae96400dsm20144063f8f.11.2025.04.17.04.27.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Apr 2025 04:27:06 -0700 (PDT) From: Bryan O'Donoghue Date: Thu, 17 Apr 2025 12:27:02 +0100 Subject: [PATCH v7 1/6] arm64: dts: qcom: x1e80100: Add CAMCC block definition Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-1-3fd4124cf35a@linaro.org> References: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> In-Reply-To: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Robert Foss , Todor Tomov , Mauro Carvalho Chehab , Konrad Dybcio Cc: Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, Bryan O'Donoghue , Vladimir Zapolskiy , Konrad Dybcio X-Mailer: b4 0.14.2 Add the CAMCC block for x1e80100. The x1e80100 CAMCC block is an iteration of previous CAMCC blocks with the exception of having two required power-domains not just one. Reviewed-by: Vladimir Zapolskiy Reviewed-by: Konrad Dybcio Signed-off-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 17 +++++++++++++++++ 1 file changed, 17 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/q= com/x1e80100.dtsi index 46b79fce92c90d969e3de48bc88e27915d1592bb..17e044dbb3b6de278d446eaf448= 561333e407843 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -5,6 +5,7 @@ =20 #include #include +#include #include #include #include @@ -5116,6 +5117,22 @@ usb_1_ss1_dwc3_ss: endpoint { }; }; =20 + camcc: clock-controller@ade0000 { + compatible =3D "qcom,x1e80100-camcc"; + reg =3D <0x0 0x0ade0000 0x0 0x20000>; + clocks =3D <&gcc GCC_CAMERA_AHB_CLK>, + <&bi_tcxo_div2>, + <&bi_tcxo_ao_div2>, + <&sleep_clk>; + power-domains =3D <&rpmhpd RPMHPD_MXC>, + <&rpmhpd RPMHPD_MMCX>; + required-opps =3D <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + #clock-cells =3D <1>; + #reset-cells =3D <1>; + #power-domain-cells =3D <1>; + }; + mdss: display-subsystem@ae00000 { compatible =3D "qcom,x1e80100-mdss"; reg =3D <0 0x0ae00000 0 0x1000>; --=20 2.49.0 From nobody Fri Dec 19 18:45:19 2025 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E22DF23E328 for ; Thu, 17 Apr 2025 11:27:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889231; cv=none; b=gU1cMm7TQwfZuPwuteIwzCIaDjOIvLdWuVytlWqJPmAhW/CA0rQk8sbLtDeF3dy0nLALDJWuhreFIQIKjX0YPA9sHFboFCBAd6oc3wcSawNwXvPcicSOrivM0iF+QEJPmsXlCDKbWd2YNHo2bK5MoGpEd6A818aOzD272qCD/m8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889231; c=relaxed/simple; bh=yHkoD2LLNVtOlp4+3CahP5h/AR17CZ0yLXBiSRySPsQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=UECsSiABDGxW1PwfgV/bL2RtyRrgW0S0b458mzfDTOSxDbfQ5tVLHgplUUJy2rZBD4q+1eiPynn+g6VKE71IH/Mt5nZMgWQiNzYT+a2z7X8wrsyULvxadIn4tNO1aT+O7jOq1ejG7fTbCzagRH7nJeaZhjvAQ38RxZMF17L4b38= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=cND32fRM; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="cND32fRM" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-38f2f391864so346721f8f.3 for ; Thu, 17 Apr 2025 04:27:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1744889228; x=1745494028; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=n+yrwEk3Nrka0pmkGJr3BxDshhuy89tcK7yEvs60tYQ=; b=cND32fRMxkVUt5dt7qt0NJWyFb90BKfkKoTirRj1EsLJJSnyclk/oaUcXVVoXTVkXu o+DANo4P16jrnkpQ+b4j3Q3Zg4qEtlpjoaiucHo8dxyjlSO5kBy16l4kgwrB8qsdRMM1 OWRzH+KTGIkQoVTZcuuU2MzSf6gIH6Hgr05I8TfhEsyOiO8MdftZeINFzkYBPafQA647 a3JJzNYhtLKDRBq6REuV134tyy5caSSfS80uISetF2jPW0/97X+vKUPuEidK/Q70P901 +JpxesLUCjWHQcLkazeOGlwQGj+GLI9bAWGfIbSjYxK0DMMV43MNFeUKOXM92KrG8X+H 0o/A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744889228; x=1745494028; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=n+yrwEk3Nrka0pmkGJr3BxDshhuy89tcK7yEvs60tYQ=; b=VzM9eaBYN9jBwIiXcNPwL3fqXpi3HJAks5/ft7Kjv11ZyilAHFNcSIAWsomq1dMB2D qNAV+PeFR2xHUiU/Z0Q3mxwfme4yTlOVemrUr+Q5RTJOHDYm9zV2HPcPlNeGGAMeeLaG QUao2JvQfLXdy9hKq+Vvn2RidCwgt44jKmEIByDVWOlUdSEZ42YbRmnWYOMknzSm2DHl 6vPRp1TqnEsYMhKl4ED1VlVG8J1MJ+T3HhvkT7XByeovFeDG4d2GBnlP4sHgcWLaVlcN 0c+sgCBYI7ttstSDYAY9A9Mi4agZ/9byut9iCdgvIGxs0Y7VrvwVtdniM/risuQhavVj sp9Q== X-Forwarded-Encrypted: i=1; AJvYcCXeJ36vrJ+jgTHSlCT5en4b77rTNTDfYROo4ulk+t6GekToCD7GfFyEW2NQYwQVM9m8E51dlzfhtyS2Sok=@vger.kernel.org X-Gm-Message-State: AOJu0YxWHyRyg1sj58KnWZXesBupq/o3CCL0IIxbSNv4LZzswrK+eil9 7wivmqToEzXUZ51uFm2H3Cd3wuO4krBuZvXl9zytvR+SaDaIrvPyO09FjFgNEyXYQTTz19OCZPT uQ4k= X-Gm-Gg: ASbGncssIaYoluhqh2pgtzVWhD7qYhqwq/f/ieBTj3F4L9dWBwbWLHt3LRO1Q+KNDkb rFDswixSLzpInYFPZgH9M8vrD71c7dUOPUv5HT2pUxyFEoNfaVBlTtjqFg8MgEnfK339HKLCnyo ag7nyUEiqGjW1Fw3ciaiF4v8SNhTLPdATmq4FwR2xWWs00FnmnkpCeFbXB00Grs3HgNb/gpCuK4 eZkjlWsGcM1DI46pObo/UxX98YAF2PEYbycxFptuEdd02g9o96olTIwK0x4F8jebfzoC3ppUeFD IGWN8poollLxSYoCZSI9pS1PxGy2PVHY293R2jGUWo7sXfnVkSyAi8D3ETTWwipxKipVcOG65sz fbHvHlg== X-Google-Smtp-Source: AGHT+IHUQ5BLdAA2VHGA+nSpSqiLYvZyhqSsq+Y/9zmdY8Lr9fjXisyMa0PSuafwlHLT6YWAdJn6Ug== X-Received: by 2002:a05:6000:40da:b0:39e:dbb0:310f with SMTP id ffacd0b85a97d-39ee5b993a4mr5186891f8f.39.1744889227797; Thu, 17 Apr 2025 04:27:07 -0700 (PDT) Received: from [192.168.0.34] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39eae96400dsm20144063f8f.11.2025.04.17.04.27.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Apr 2025 04:27:07 -0700 (PDT) From: Bryan O'Donoghue Date: Thu, 17 Apr 2025 12:27:03 +0100 Subject: [PATCH v7 2/6] arm64: dts: qcom: x1e80100: Add CCI definitions Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-2-3fd4124cf35a@linaro.org> References: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> In-Reply-To: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Robert Foss , Todor Tomov , Mauro Carvalho Chehab , Konrad Dybcio Cc: Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, Bryan O'Donoghue , Konrad Dybcio , Vladimir Zapolskiy X-Mailer: b4 0.14.2 Add in two CCI busses. One bus has two CCI bus master pinouts: cci_i2c_sda0 =3D gpio101 cci_i2c_scl0 =3D gpio102 cci_i2c_sda1 =3D gpio103 cci_i2c_scl1 =3D gpio104 The second bus has two CCI bus master pinouts: cci_i2c_sda2 =3D gpio105 cci_i2c_scl2 =3D gpio106 aon_cci_i2c_sda3 =3D gpio235 aon_cci_i2c_scl3 =3D gpio236 Reviewed-by: Konrad Dybcio Reviewed-by: Vladimir Zapolskiy Signed-off-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 150 +++++++++++++++++++++++++++++= ++++ 1 file changed, 150 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/q= com/x1e80100.dtsi index 17e044dbb3b6de278d446eaf448561333e407843..3ef3ebde4b2476c1da1fe113837= 18fba5ff87f85 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -5117,6 +5117,84 @@ usb_1_ss1_dwc3_ss: endpoint { }; }; =20 + cci0: cci@ac15000 { + compatible =3D "qcom,x1e80100-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac15000 0x0 0x1000>; + + interrupts =3D ; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_RT_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_0_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + pinctrl-0 =3D <&cci0_default>; + pinctrl-1 =3D <&cci0_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci0_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci0_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + + cci1: cci@ac16000 { + compatible =3D "qcom,x1e80100-cci", "qcom,msm8996-cci"; + reg =3D <0x0 0x0ac16000 0x0 0x1000>; + + interrupts =3D ; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_RT_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CCI_1_CLK>; + clock-names =3D "camnoc_axi", + "cpas_ahb", + "cci"; + + power-domains =3D <&camcc CAM_CC_TITAN_TOP_GDSC>; + + pinctrl-0 =3D <&cci1_default>; + pinctrl-1 =3D <&cci1_sleep>; + pinctrl-names =3D "default", "sleep"; + + #address-cells =3D <1>; + #size-cells =3D <0>; + + status =3D "disabled"; + + cci1_i2c0: i2c-bus@0 { + reg =3D <0>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + cci1_i2c1: i2c-bus@1 { + reg =3D <1>; + clock-frequency =3D <1000000>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + camcc: clock-controller@ade0000 { compatible =3D "qcom,x1e80100-camcc"; reg =3D <0x0 0x0ade0000 0x0 0x20000>; @@ -5741,6 +5819,78 @@ tlmm: pinctrl@f100000 { gpio-ranges =3D <&tlmm 0 0 239>; wakeup-parent =3D <&pdc>; =20 + cci0_default: cci0-default-state { + cci0_i2c0_default: cci0-i2c0-default-pins { + /* cci_i2c_sda0, cci_i2c_scl0 */ + pins =3D "gpio101", "gpio102"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up; + }; + + cci0_i2c1_default: cci0-i2c1-default-pins { + /* cci_i2c_sda1, cci_i2c_scl1 */ + pins =3D "gpio103", "gpio104"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up; + }; + }; + + cci0_sleep: cci0-sleep-state { + cci0_i2c0_sleep: cci0-i2c0-sleep-pins { + /* cci_i2c_sda0, cci_i2c_scl0 */ + pins =3D "gpio101", "gpio102"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci0_i2c1_sleep: cci0-i2c1-sleep-pins { + /* cci_i2c_sda1, cci_i2c_scl1 */ + pins =3D "gpio103", "gpio104"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + + cci1_default: cci1-default-state { + cci1_i2c0_default: cci1-i2c0-default-pins { + /* cci_i2c_sda2, cci_i2c_scl2 */ + pins =3D "gpio105","gpio106"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-up; + }; + + cci1_i2c1_default: cci1-i2c1-default-pins { + /* aon_cci_i2c_sda3, aon_cci_i2c_scl3 */ + pins =3D "gpio235","gpio236"; + function =3D "aon_cci"; + drive-strength =3D <2>; + bias-pull-up; + }; + }; + + cci1_sleep: cci1-sleep-state { + cci1_i2c0_sleep: cci1-i2c0-sleep-pins { + /* cci_i2c_sda2, cci_i2c_scl2 */ + pins =3D "gpio105","gpio106"; + function =3D "cci_i2c"; + drive-strength =3D <2>; + bias-pull-down; + }; + + cci1_i2c1_sleep: cci1-i2c1-sleep-pins { + /* aon_cci_i2c_sda3, aon_cci_i2c_scl3 */ + pins =3D "gpio235","gpio236"; + function =3D "aon_cci"; + drive-strength =3D <2>; + bias-pull-down; + }; + }; + qup_i2c0_data_clk: qup-i2c0-data-clk-state { /* SDA, SCL */ pins =3D "gpio0", "gpio1"; --=20 2.49.0 From nobody Fri Dec 19 18:45:19 2025 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0A99F23E34C for ; Thu, 17 Apr 2025 11:27:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889233; cv=none; b=VYXmhcd+932iWZSyrq1wevjGGHcJLMFRP/bI5wsAFgdr3DNb72L08nS6sTNAiwl773dGeim/uSzBGgYkQ3P4w6e2K2SItnlTB2UOzB0JJmThObF4Pl9J7dTptGEN/ZEqnfumyB3Z6hX5XbrRVPucx16800fS9gb1x5yCZZKutzs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889233; c=relaxed/simple; bh=UUY8XNfF4dRzWt4suGlt9o9BBxToYMQT10AYr05Fajg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=THbXUs3KiGGl5gjk+0Wb2ETDYwVhOYhUl394t5RwJEztkXQF2XGusOVlPLDyuO8iih27879fz5aNo2zykeuwtAYZ8ZjuBKCm80wJzt3TbkWlmNZ1cOWP6Cy3rWoaSZdXLF6aPEXi9JuS0uqylG4RQX2zFZCsSuEv7dQOfUgAgmc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=LGDATElQ; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="LGDATElQ" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-39ac9aea656so873854f8f.3 for ; Thu, 17 Apr 2025 04:27:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1744889229; x=1745494029; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=idQApIo2Y/V8jTW/gFHieZs9cN4yOYyA4VylQhX2Lig=; b=LGDATElQ83H+HNn48LWWrPlRkVpB/ESztY9r6bi8CJNjgIYiYy1hSSMkx0VQJJMRam IAE3Net7W19JtV03Sd4Wbx8oEHJyrYTGbT1JPeGofe9K1PsuCChbOMutQr28QGmL/1zu zQ8gpecjacLG2uajEzSjlj0f95OQ83T7JfNajNX27/KEPNbGMzV89hmTyYOdDixZCxQR i/a9pXZUxmr3/ZpZT5ElMFM6MJkOR4qR5eMkyJkJE+0deebFZR22ZNjQ28dWo0N19YA4 3xsm9MicoIcuWDY5gbRrEWSWxu9MdYKuSU7pqKbaAs8lrIAE9NHxxWJIOTDsjGc3GsLQ fRzg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744889229; x=1745494029; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=idQApIo2Y/V8jTW/gFHieZs9cN4yOYyA4VylQhX2Lig=; b=EVzaMseROxU4N+LBJFHMeZch5Hks73WpdeFuXF4m1/apkWQSXOJ7qtKoE6s837SOoQ skKoV33KdKDNFqa5GnYEU59uqAlzEwXHpegxUlvtcvoWu/GECla+CDOv5EkP9HGEWUax G8aW+NYORhC93ZRu9bKymTdb97zhL5g9zp+VYjm8hFuzRRcLZBt0tcBEunyyDxPF4XtU NjkwYC2UU+9mFW8/BW9mBqpnbjj3RmIv+mmjQ+7LFQL+VLUqmUYHtHSZ4o02Rqq/DvON GNCzSe9BGT4fHsMGRj++nwmbqxEql0sN62v+JldXFOTEjBkTLOBlYLz2nasT/LBPB54Z VxGA== X-Forwarded-Encrypted: i=1; AJvYcCXm158XG2AQvom5iRnd0TypCpIkgTlpEnljnfHP9dU5pQZyQ1MBQNT6XOrhOfjGqEpB4RksVg/E09bnAGU=@vger.kernel.org X-Gm-Message-State: AOJu0Yz7dFc+pPWt80mUU+VeshQlWzyMAky/bVlqpBTJGuTcpnzpXhs8 eIzl3IKRjbTPiubTlbS9IHC35A6TLEC9cYXF3s9VFHwty7I9eRorhTK84iYB8aJPOwJj41AEovN 4NJQ= X-Gm-Gg: ASbGncv16xbd40RIGNXW13RpT457nTlpR/tEUntb7yGp42JuIgAuAf/3w6K8sZMugIl 9jDNSGCCQzqocOquRs8NpTek0VTy7jiPVWVXq14pPxQWzmOagZVTFB71+heP//TbJQSBisr6yI4 uDR6oOoZgnVsmDzV8pVn7hWJuRlHPAjyuvCefvnOJmZbJgyD+Ow3IZ/uYGp/IJeOp+rm6FjNTm3 5p8oFz+Dow4f6GZd5Q5kXLVo2T5pDCFCDThYWn1Gfx0SLR1+daZ2vTTB+9HvsOYkZePqDpAdJG2 agDiFUt72m9FfUO/9uUyPpwfAeUKaZTUnBhYiSLaJ+u6okw1tB2HzdCraDa5fm19it5mkVDSOi4 apqDOsg== X-Google-Smtp-Source: AGHT+IFZTqmDvEfGHPWJHtYU9u0dIPyE8hYBPPfi9argkTx1SKj4F4Bcu7fByR9F5YWTiCJjs2sLQg== X-Received: by 2002:a5d:59a8:0:b0:39c:e28:5f0d with SMTP id ffacd0b85a97d-39ee5b37a82mr4931060f8f.25.1744889229037; Thu, 17 Apr 2025 04:27:09 -0700 (PDT) Received: from [192.168.0.34] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39eae96400dsm20144063f8f.11.2025.04.17.04.27.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Apr 2025 04:27:08 -0700 (PDT) From: Bryan O'Donoghue Date: Thu, 17 Apr 2025 12:27:04 +0100 Subject: [PATCH v7 3/6] arm64: dts: qcom: x1e80100: Add CAMSS block definition Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-3-3fd4124cf35a@linaro.org> References: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> In-Reply-To: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Robert Foss , Todor Tomov , Mauro Carvalho Chehab , Konrad Dybcio Cc: Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, Bryan O'Donoghue , Konrad Dybcio , Vladimir Zapolskiy X-Mailer: b4 0.14.2 Add dtsi to describe the xe180100 CAMSS block 4 x CSIPHY 2 x CSID 2 x CSID Lite 2 x IFE 2 x IFE Lite Reviewed-by: Konrad Dybcio Reviewed-by: Vladimir Zapolskiy Signed-off-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/x1e80100.dtsi | 185 +++++++++++++++++++++++++++++= ++++ 1 file changed, 185 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e80100.dtsi b/arch/arm64/boot/dts/q= com/x1e80100.dtsi index 3ef3ebde4b2476c1da1fe11383718fba5ff87f85..01a33005969d7df132b1aca26cb= 0884828c3c8ea 100644 --- a/arch/arm64/boot/dts/qcom/x1e80100.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e80100.dtsi @@ -5195,6 +5195,191 @@ cci1_i2c1: i2c-bus@1 { }; }; =20 + camss: isp@acb6000 { + compatible =3D "qcom,x1e80100-camss"; + + reg =3D <0x0 0x0acb7000 0x0 0x2000>, + <0x0 0x0acb9000 0x0 0x2000>, + <0x0 0x0acbb000 0x0 0x2000>, + <0x0 0x0acc6000 0x0 0x1000>, + <0x0 0x0acca000 0x0 0x1000>, + <0x0 0x0acb6000 0x0 0x1000>, + <0x0 0x0ace4000 0x0 0x2000>, + <0x0 0x0ace6000 0x0 0x2000>, + <0x0 0x0ace8000 0x0 0x2000>, + <0x0 0x0acec000 0x0 0x2000>, + <0x0 0x0acf6000 0x0 0x1000>, + <0x0 0x0acf7000 0x0 0x1000>, + <0x0 0x0acf8000 0x0 0x1000>, + <0x0 0x0ac62000 0x0 0x4000>, + <0x0 0x0ac71000 0x0 0x4000>, + <0x0 0x0acc7000 0x0 0x2000>, + <0x0 0x0accb000 0x0 0x2000>; + reg-names =3D "csid0", + "csid1", + "csid2", + "csid_lite0", + "csid_lite1", + "csid_wrapper", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy4", + "csitpg0", + "csitpg1", + "csitpg2", + "vfe0", + "vfe1", + "vfe_lite0", + "vfe_lite1"; + + clocks =3D <&camcc CAM_CC_CAMNOC_AXI_NRT_CLK>, + <&camcc CAM_CC_CAMNOC_AXI_RT_CLK>, + <&camcc CAM_CC_CORE_AHB_CLK>, + <&camcc CAM_CC_CPAS_AHB_CLK>, + <&camcc CAM_CC_CPAS_FAST_AHB_CLK>, + <&camcc CAM_CC_CPAS_IFE_0_CLK>, + <&camcc CAM_CC_CPAS_IFE_1_CLK>, + <&camcc CAM_CC_CPAS_IFE_LITE_CLK>, + <&camcc CAM_CC_CPHY_RX_CLK_SRC>, + <&camcc CAM_CC_CSID_CLK>, + <&camcc CAM_CC_CSID_CSIPHY_RX_CLK>, + <&camcc CAM_CC_CSIPHY0_CLK>, + <&camcc CAM_CC_CSI0PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY1_CLK>, + <&camcc CAM_CC_CSI1PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY2_CLK>, + <&camcc CAM_CC_CSI2PHYTIMER_CLK>, + <&camcc CAM_CC_CSIPHY4_CLK>, + <&camcc CAM_CC_CSI4PHYTIMER_CLK>, + <&gcc GCC_CAMERA_HF_AXI_CLK>, + <&gcc GCC_CAMERA_SF_AXI_CLK>, + <&camcc CAM_CC_IFE_0_CLK>, + <&camcc CAM_CC_IFE_0_FAST_AHB_CLK>, + <&camcc CAM_CC_IFE_1_CLK>, + <&camcc CAM_CC_IFE_1_FAST_AHB_CLK>, + <&camcc CAM_CC_IFE_LITE_CLK>, + <&camcc CAM_CC_IFE_LITE_AHB_CLK>, + <&camcc CAM_CC_IFE_LITE_CPHY_RX_CLK>, + <&camcc CAM_CC_IFE_LITE_CSID_CLK>; + clock-names =3D "camnoc_nrt_axi", + "camnoc_rt_axi", + "core_ahb", + "cpas_ahb", + "cpas_fast_ahb", + "cpas_vfe0", + "cpas_vfe1", + "cpas_vfe_lite", + "cphy_rx_clk_src", + "csid", + "csid_csiphy_rx", + "csiphy0", + "csiphy0_timer", + "csiphy1", + "csiphy1_timer", + "csiphy2", + "csiphy2_timer", + "csiphy4", + "csiphy4_timer", + "gcc_axi_hf", + "gcc_axi_sf", + "vfe0", + "vfe0_fast_ahb", + "vfe1", + "vfe1_fast_ahb", + "vfe_lite", + "vfe_lite_ahb", + "vfe_lite_cphy_rx", + "vfe_lite_csid"; + + interrupts =3D , + , + , + , + , + , + , + , + , + , + , + , + ; + interrupt-names =3D "csid0", + "csid1", + "csid2", + "csid_lite0", + "csid_lite1", + "csiphy0", + "csiphy1", + "csiphy2", + "csiphy4", + "vfe0", + "vfe1", + "vfe_lite0", + "vfe_lite1"; + + interconnects =3D <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_CAMERA_CFG QCOM_ICC_TAG_ACTIVE_ONLY>, + <&mmss_noc MASTER_CAMNOC_HF QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_CAMNOC_SF QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>, + <&mmss_noc MASTER_CAMNOC_ICP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names =3D "ahb", + "hf_mnoc", + "sf_mnoc", + "sf_icp_mnoc"; + + iommus =3D <&apps_smmu 0x800 0x60>, + <&apps_smmu 0x860 0x60>, + <&apps_smmu 0x1800 0x60>, + <&apps_smmu 0x1860 0x60>, + <&apps_smmu 0x18e0 0x00>, + <&apps_smmu 0x1900 0x00>, + <&apps_smmu 0x1980 0x20>, + <&apps_smmu 0x19a0 0x20>; + + power-domains =3D <&camcc CAM_CC_IFE_0_GDSC>, + <&camcc CAM_CC_IFE_1_GDSC>, + <&camcc CAM_CC_TITAN_TOP_GDSC>; + power-domain-names =3D "ife0", + "ife1", + "top"; + + status =3D "disabled"; + + ports { + #address-cells =3D <1>; + #size-cells =3D <0>; + + port@0 { + reg =3D <0>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + port@1 { + reg =3D <1>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + port@2 { + reg =3D <2>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + + port@3 { + reg =3D <3>; + #address-cells =3D <1>; + #size-cells =3D <0>; + }; + }; + }; + camcc: clock-controller@ade0000 { compatible =3D "qcom,x1e80100-camcc"; reg =3D <0x0 0x0ade0000 0x0 0x20000>; --=20 2.49.0 From nobody Fri Dec 19 18:45:19 2025 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E845723E22A for ; Thu, 17 Apr 2025 11:27:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889234; cv=none; b=EvT2uDmy6RpR+EUhkHW87T1pARZirZoDpqagsrbXDjf65BhRJxFOHOqIGhN0noC7/C9+yrWMEE5XMD11eYRszLnsxP4UDDkLcHuXg9YRvzfqRqxNpwdJJ+zZcQrP+lWFlkviDuItM5Od0laxb5bQ8tsVUhWz1f6BArXwoDDbkWA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889234; c=relaxed/simple; bh=4FrCLQO7j/YGHNafasJjx36+B+nSVYq5seBDTN9ltls=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=FgNmbw/tI8rBHRngPKNPVPY8giiVZ1N51qLnSg8guFDZklA+ZTZXdoFWi9vbdEjr4RBefC+uIT9nkFmCqMq1QIJI0CMLw1p6U1zrSEHruouUIbfZ+Bg6mb8aBbmZSg9B1/7bL6Knq+cpUvF24UMamQcYclAnZbdN19AitJXhE9w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Z9LLGw1y; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Z9LLGw1y" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-39c0e0bc733so633026f8f.1 for ; Thu, 17 Apr 2025 04:27:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1744889230; x=1745494030; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=9kJ8ty7RIGmWcsy+9GDT37Q7U2J3An1slsXu7SJskUQ=; b=Z9LLGw1yqLAc4Gf/F92WjGLf2lZA5Dv+CoLnh0oHD+r6cdB4dZQHTL/wM5UHetcR7l k4GFYqueOA6Nt5NeHVqEz/ycb2A8PWO1axATo0JvemnCD1JobV6n9LqtLl1o6Jg35GPo QG4owukXtMDqWDWqPajvWQsCj+IKwJSWGIs5jpVDYjluZnVhdTkmWHMQ1zklHMEmpy/l oOd7Qz4wcEMZDNCT2R8RukCFVH1K+VNreLX5yDK62tgUh2genSXnoyn0YuxkUOfCRqh7 fnSWCvGiAb3/1SjXH+KwLDxBPW+b6N7hs5/NkYUrX0mwQaNbH+1dAL+v5kwBF2EBzwMB t2Gw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744889230; x=1745494030; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9kJ8ty7RIGmWcsy+9GDT37Q7U2J3An1slsXu7SJskUQ=; b=Ik4Ng1LiLl/K9rdGqKD78312cV0pPzJsY2Ea00bhPlxE1Hy3pAA86JQ3qzQKMIDjaA /IMn3NSKnLQdbSYTamQXQY3/mriaI5vwwtx9xPf7y0LBgKKbM4CVAjWL3U5rvUSehfzQ fhDdZvSz7lWY8vxrTHcc7xGKlxVetXC+jHMOWRJTvojk+4I2x8aB37ibEgSSfEujfofk 0dhGp/w2ZzzQUthTErSfQfdAKU82OdUFjqozlBHlasG78WCqk/FRQluNvDr4r0wQ9a+i 7LRNSk44yRMz/H60EmjQ3wFYhtBdaXB5pcNBtG1BLxNHs1uljzs08Rn+h4gAfqhgniE7 MLKg== X-Forwarded-Encrypted: i=1; AJvYcCUmIvL7E0ptsssyKZpIzI21kWQtSR5B3/MqB2LZEP749Uk7xErdDXJInqgQDOeTiXOCpqUjV6YrG/jueuw=@vger.kernel.org X-Gm-Message-State: AOJu0YwtWi134nlZRvjTkyFqitgjiAti6vadbAHIe1fiy4Wenh+Q/oxs oKrhkmpoNEn9UA1jzyc4ZbOwk5mSivzEHa5woM00YeOFsr9MAYVix7Jl/lTuqSw= X-Gm-Gg: ASbGncvrgftKYu75R4tSpTTur9/CgrzKwHwX/KWvCUafoVpF+qYIH6Cur0AKUY6Z4mM Et3sdR5GtD0KFaWCK+1OL60AFRdPGU2YyINl683ggIc5C/QTwEjiWPfyeGze3KN4yNj7GzKlMVH J+T5GZpDFW4+VbVdOiiOvk+QPw1nQ8tgDUil9lonyn4N42ZsUlqYPSSi266X4xSF0mLeDbKiy+I k2MS3mM87C6edXfmyvZOxUNwSkiMBQUDwNKQRCHyHDYEWAt21YvNQQVoxMIOjUWvJr8ew9sO+wE xE8RV4P1BWKjKxFLQB4oBvLJq4Tp+mR591/ACjwsixRQu4ocVQqrHyajeLkp9VNVjXDGqL5xYlt LXpU0yMahIDdhpTuu X-Google-Smtp-Source: AGHT+IGTbJ2TnuYIlie6eiSsOXwcNdw8/al3bp7vr+QQf1mn2X7l3IqvyM9VVHXIyUz8MJKBG/7oBw== X-Received: by 2002:a05:6000:2403:b0:390:e7c1:59c4 with SMTP id ffacd0b85a97d-39ee5b1825emr4559707f8f.13.1744889230313; Thu, 17 Apr 2025 04:27:10 -0700 (PDT) Received: from [192.168.0.34] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39eae96400dsm20144063f8f.11.2025.04.17.04.27.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Apr 2025 04:27:09 -0700 (PDT) From: Bryan O'Donoghue Date: Thu, 17 Apr 2025 12:27:05 +0100 Subject: [PATCH v7 4/6] arm64: dts: qcom: x1e80100-crd: Define RGB camera clock and reset pinout Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-4-3fd4124cf35a@linaro.org> References: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> In-Reply-To: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Robert Foss , Todor Tomov , Mauro Carvalho Chehab , Konrad Dybcio Cc: Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, Bryan O'Donoghue X-Mailer: b4 0.14.2 The RGB camera sensor uses MCLK3/gpio100 as clock with CAM_RESET_N/gpio237 as reset. Signed-off-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/x1-crd.dtsi | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1-crd.dtsi b/arch/arm64/boot/dts/qco= m/x1-crd.dtsi index f73f053a46a08d875acdeeef9ac195a9b857ae3f..e2f6e342db7e2f7cfbda17cbe28= 199546de5449d 100644 --- a/arch/arm64/boot/dts/qcom/x1-crd.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-crd.dtsi @@ -1460,6 +1460,22 @@ &tlmm { <44 4>, /* SPI (TPM) */ <238 1>; /* UFS Reset */ =20 + cam_rgb_default: cam-rgb-default-state { + mclk-pins { + pins =3D "gpio100"; + function =3D "cam_aon"; + drive-strength =3D <16>; + bias-disable; + }; + + reset-n-pins { + pins =3D "gpio237"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; + }; + edp_reg_en: edp-reg-en-state { pins =3D "gpio70"; function =3D "gpio"; --=20 2.49.0 From nobody Fri Dec 19 18:45:19 2025 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0277E23E242 for ; Thu, 17 Apr 2025 11:27:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889235; cv=none; b=UC/ATDRC9YkBrVOSVx0QvxHSv9ggf353L+BH+sbTuQiK0C5wdZw5G516hVG6eKLrpBMBXaB/aMoD/uHcgChXayB5N5qeoQD7bCdl8E9Ldl7+6OBOaBZ68cP5NsdQRNPnb0WPbQSm5TJETZurT2zOsFmFIcc4/Sypfg7UvfHCtrw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889235; c=relaxed/simple; bh=NcriGYMZwRZRM1Qw6vuW4UuCPYe+VfMiyfd9EF14yzA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=NbvPpJm9L0SLLdmxeoF9MMKHHFbjXQekowDlhkYhEpEpcIuhUtVHaCtiutnqOCOjjd142j2fy/zjX7qSM6MHlUzLhDFgsiF0WbbtGPm+YZVeV4WGUWdUYXN57GvjMCBal5HwUIiq0QzxLVat28ExEtsSAkawzXcRJQ9snGDPplc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=zr4dOeTW; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="zr4dOeTW" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-43cebe06e9eso5406775e9.3 for ; Thu, 17 Apr 2025 04:27:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1744889231; x=1745494031; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=VcZh3O74YpUyGxnBpp2yZbicwq/KGRckATMaGfA2GkA=; b=zr4dOeTWbXHGv/WSI1kV148Pl/EjZ2k65+XUgNp/h8XxtTjG1WN9VA2uhR+zahX5+z qNUGpNw/4+BOb4Zi9NmnblJT9wfklKrxokcCnTabKPxuBrnjQkXz6qPnBLKvihEvYLZR Ae6OefkkDV1V2OhJQDxLIxph30sOCs8LCtrwiUfYUpaxzfUznquKRv1wrIvxnM5UepcO m9z01WGZ1WUDWA190Hh+3kjYTXR/dOoqBOTgyotXYHt7/ZHfFtIcGu1d1nxnYHC0DKQr IMatADvBVsCUGNyz6s+lIwLdK/AwlXIpwW36E+9JGZXURozkt4J9l7qa5I/g+iH7WSUH 7vXA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744889231; x=1745494031; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=VcZh3O74YpUyGxnBpp2yZbicwq/KGRckATMaGfA2GkA=; b=KeN5CSujciXVz1RUoRjLAdoST3meMTj+L+kjHLORXaXddZUgvAfjJ9hGSNP39AuWPM 62YAEazmbg6xO1ai9ZivYrUXh5HQdN5VvYNkrNElzjJ04g1zIgfTzHYNHnB9/axVJ6Up e6atdmbLvRZoZnI3vUVqoj8KZZoAUFk2n6pMTBhfYH/0wTvj/OsxKkNwXONHY11rFAsI swBRmKu5MxQ3gDVkBEYYhxVweMeqN4uQ9uYP+yG9EGxu9HUBHSB6Epf6dI9ZJicA7Jws 3XiuT+53HbxncbmFao2fd//LW+00X05r/MUTxA0t4bPXsUNm+L7CjhZMrG592BaF95qA 6PAQ== X-Forwarded-Encrypted: i=1; AJvYcCVe9b9nvZpmzeOwV/J6AHPhM5KMQqwIrfA3FxwCJZAIHJJy6aL/g2eSL/oxN+4zVOzDyWkIUfZRa7E0wpM=@vger.kernel.org X-Gm-Message-State: AOJu0Yx25bgw0DW/huhISqtFdhg782pufqDf63tVzzzwfdQGVgcXbZCB ZOTS8HifA9qtbQHmaYdBXtucKwsDQBTFiEbroTjHbI+susPxPXK1O3M204DkviQ= X-Gm-Gg: ASbGncvt2StP+2BZmeYz/1ESiYC7lh81X8R4ku3FeZWql0UCbeIXQzXROss+aqLW+3F sX06TFY1rbiUVVQAE/HiFFvc8FdVPIY7uJMbQ0353EGWGwmCyGq7RJ1Hn1fpDlbXO1ofmWpWPE9 miDeAhcYTJbKfe04LPGbJlXq9VxweoXEjpvnWeaxCmeJnKJOyYzXsypLhkdX4mfbOkRAbDnDKKu 3Dttm3L0/60en6rcA3H2HASwP3ZwNuYmDpiugFKVYlvVm7IgVaFtSA61GE8YRe3ZaZ/boPjY/z0 343ir3aaDDF5RaL6R+b5Z11B8V4mYAhvOre6FF9/vJhiec7924pOBmBEfCmVofajWdrh/DxGgh6 EtQHhjA== X-Google-Smtp-Source: AGHT+IHYDrL+8g1EtW3z+xAlBB/JWa/n5mlaOnthkSWN9ndNXgNcV4bD3PEl2KB/vdDssbFxhpK52w== X-Received: by 2002:a05:600c:1c22:b0:43c:f85d:1245 with SMTP id 5b1f17b1804b1-4405d62a53fmr55768145e9.17.1744889231465; Thu, 17 Apr 2025 04:27:11 -0700 (PDT) Received: from [192.168.0.34] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39eae96400dsm20144063f8f.11.2025.04.17.04.27.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Apr 2025 04:27:11 -0700 (PDT) From: Bryan O'Donoghue Date: Thu, 17 Apr 2025 12:27:06 +0100 Subject: [PATCH v7 5/6] arm64: dts: qcom: x1e80100-crd: Add pm8010 CRD pmic,id=m regulators Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-5-3fd4124cf35a@linaro.org> References: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> In-Reply-To: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Robert Foss , Todor Tomov , Mauro Carvalho Chehab , Konrad Dybcio Cc: Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, Bryan O'Donoghue X-Mailer: b4 0.14.2 Add pmic,id =3D m rpmh to regulator definitions. This regulator set provides vreg_l3m_1p8 the regulator for the ov08x40 RGB sensor on the CRD. Signed-off-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/x1-crd.dtsi | 30 ++++++++++++++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1-crd.dtsi b/arch/arm64/boot/dts/qco= m/x1-crd.dtsi index e2f6e342db7e2f7cfbda17cbe28199546de5449d..74bf2f48d93522d3f5b7ca990c0= 6519ca664d905 100644 --- a/arch/arm64/boot/dts/qcom/x1-crd.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-crd.dtsi @@ -858,6 +858,36 @@ vreg_l3j_0p8: ldo3 { regulator-initial-mode =3D ; }; }; + + regulators-8 { + compatible =3D "qcom,pm8010-rpmh-regulators"; + qcom,pmic-id =3D "m"; + + vdd-l1-l2-supply =3D <&vreg_s5j_1p2>; + vdd-l3-l4-supply =3D <&vreg_s4c_1p8>; + vdd-l7-supply =3D <&vreg_bob1>; + + vreg_l3m_1p8: ldo3 { + regulator-name =3D "vreg_l3m_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1808000>; + regulator-initial-mode =3D ; + }; + + vrer_l4m_1p8: ldo4 { + regulator-name =3D "vrer_l4m_1p8"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1808000>; + regulator-initial-mode =3D ; + }; + + vreg_l7m_2p9: ldo7 { + regulator-name =3D "vreg_l7m_2p9"; + regulator-min-microvolt =3D <2912000>; + regulator-max-microvolt =3D <2912000>; + regulator-initial-mode =3D ; + }; + }; }; =20 &gpu { --=20 2.49.0 From nobody Fri Dec 19 18:45:19 2025 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 750E524060D for ; Thu, 17 Apr 2025 11:27:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889236; cv=none; b=HW8jJcUERSIo9aFTKBLJJNDn9CYHXgPa0jQC9QQnv0FYQ3JUbybUjhKjrkFgviLWRhmFc566unOZdDKzeWpAzsEUoc4H48OE5Uvp+UPHPciBnhPJ4smDHp+ARr6hYUdEpXvYrNvQh7mV1E7mp3YaDvorFx4Lpu0l2KnVsYt72S8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744889236; c=relaxed/simple; bh=2nnKPnNKSenGk7oH+W/zKyt+Vs9nyo2TyOcvxnYkJUo=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=AvXU31Sy0n8+72JhDegS46Qvcb2k0xschDBBRrC/YvOCXaeBfFA4HzHrjLchZESZcAwi3QNwAXgW7XwyOVmqT8831ajkR6qSGh80Dk0t4yXxPgcQJY6vlNojoWL1OG7PjwkPcYPkmxAjIom/WMrGO0ORH6B8JjwldfPofBndfZw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=qce22+Mm; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="qce22+Mm" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-43cebe06e9eso5406985e9.3 for ; Thu, 17 Apr 2025 04:27:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1744889233; x=1745494033; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=Mn6UYVV7ZzZexDC3IKQgx7MkJK5bKEbv3iNQ8BNX+8I=; b=qce22+MmVOpq8gspYBBebktf0hkeW/6Dw0KtR75F68pVR7+Hl6BcvJoOFpwKp/TZwe kmvzaPWy/5TlOKoDwRZRF42Jny/EKAI6ws6Ps3KNqJ9dpEXabrScj30unZ2AEftMUkBh Mn5laNRNtXwnCTQb1YUPk20l29xDFUTX6HQygtp+ulkjCcemC8C20WUGlZXxH2zFgTyO o/DhMVogOebZG6vU7u5jNkhoelx64jEVrTPoVtHB2jHIJTIsufBu47wO84N2rQOvLSxu iwzJbqSTYS84i0IhJK3T2A7lGneE53g6D+SFrb2eCAoE78ceJ9KBJja4sIQlSVkhjf+T ZaHQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744889233; x=1745494033; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Mn6UYVV7ZzZexDC3IKQgx7MkJK5bKEbv3iNQ8BNX+8I=; b=xI+cTAm8NnA0+iLYCyKb9P17zUIzrJ7b5TGH4g1lhtGuWyjlf5LYG/etv5F0BsW5ND rNW257EBQ631H1cvHLIjtETEAD0k48aHJDGfwCoy2b6BlFzusasNipKlNz3e82iqkDOd 2QW2tyw6NRFHeDTozUkjM1oVjcE2gFYBBGhHjHQHcy66up3VcbiC1A8ayMAdk5K/QduY r8oZeoHaKhuwNu8y3htO5lJ3/C6g2e8ERLuN8hnxhQrkuG7U1IZENnT8lcZBJRFmWPcO eVX4L6IoDOBf9lP/24dS8ZbPDYSyE3iAMaSoSGoD1j1pJfW5s0KUukbCzz/RGdR/fH6+ cyCQ== X-Forwarded-Encrypted: i=1; AJvYcCW6r4yvzu3DBD3X9lmkLnCozbjIzqDmJpANWTZ43LP6N5FkcXw7XLGrviT02K69cGwGMvGf4XHs2QczvdI=@vger.kernel.org X-Gm-Message-State: AOJu0YwqwRoZYTghlq39knwKIgu/037wBI2CeQG4mAHYvJdYQgTsxuq9 ++rfPN9DDry+N5HaM+Cs5183gnFDlQJIAlQuOElC5Ze+39cj77USw41Elafzr1s= X-Gm-Gg: ASbGnctZODqNrxGtgPxxPwn9MT6XW56eHi6P7H87JR2Pfcwik2/GDHWbwVNpobFlrOa 3jrJ6c+Is6Kc4e8QdEj8bkDTH20QSjcB+wS/0c0pTLS4rRd5QvvJf8j6f/5yD/6Mcu1SUGa6qw/ 8ZSvQUpT7SUjdITaY/FEO2Ejx1GUTI/YqL1gOfzF+ti664AphJZDoykuMNN6sidrNIXHGouf6KV gOpl6TMIiafk0Mgg4mv71oX0i+OHmokj2og2Bt31pN+5VLVPRboho/t4ZT1n2waj2247EJXBB2H E2oPhGTiMZIVdiCyo6o98/sbxWBPBVGc10Ee/UWfWxz0u+7UGZjtWVZxATlM2WV2NBEMBWhd1NY M9xYR4Q== X-Google-Smtp-Source: AGHT+IEUqScCO1azSIC6mQA8vGrm3CDpp/x7AVftuXoA1RfRc/gtPvrF3kjcLdpXweKxDtGUu+/VdA== X-Received: by 2002:a05:600c:c0b:b0:43d:934:ea97 with SMTP id 5b1f17b1804b1-4405d6df1fcmr54165755e9.27.1744889232626; Thu, 17 Apr 2025 04:27:12 -0700 (PDT) Received: from [192.168.0.34] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39eae96400dsm20144063f8f.11.2025.04.17.04.27.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Apr 2025 04:27:12 -0700 (PDT) From: Bryan O'Donoghue Date: Thu, 17 Apr 2025 12:27:07 +0100 Subject: [PATCH v7 6/6] arm64: dts: qcom: x1e80100-crd: Define RGB sensor for cci1_i2c1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-6-3fd4124cf35a@linaro.org> References: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> In-Reply-To: <20250417-b4-linux-next-25-03-13-dtsi-x1e80100-camss-v7-0-3fd4124cf35a@linaro.org> To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Robert Foss , Todor Tomov , Mauro Carvalho Chehab , Konrad Dybcio Cc: Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org, Bryan O'Donoghue X-Mailer: b4 0.14.2 Define ov08x40 on cci1_i2c1. The RGB sensor appears on the AON CCI pins connected to CSIPHY4 in four lane mode. Signed-off-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/x1-crd.dtsi | 60 ++++++++++++++++++++++++++++++++= ++++ 1 file changed, 60 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1-crd.dtsi b/arch/arm64/boot/dts/qco= m/x1-crd.dtsi index 74bf2f48d93522d3f5b7ca990c06519ca664d905..048e49aa805c7239e1a22b59bd7= 84683d1d0da08 100644 --- a/arch/arm64/boot/dts/qcom/x1-crd.dtsi +++ b/arch/arm64/boot/dts/qcom/x1-crd.dtsi @@ -894,6 +894,66 @@ &gpu { status =3D "okay"; }; =20 +&camcc { + status =3D "okay"; +}; + +&camss { + vdd-csiphy-0p8-supply =3D <&vreg_l2c_0p8>; + vdd-csiphy-1p2-supply =3D <&vreg_l1c_1p2>; + + status =3D "okay"; + + ports { + /* + * port0 =3D> csiphy0 + * port1 =3D> csiphy1 + * port2 =3D> csiphy2 + * port3 =3D> csiphy4 + */ + port@3 { + csiphy4_ep: endpoint@4 { + reg =3D <4>; + clock-lanes =3D <7>; + data-lanes =3D <0 1 2 3>; + remote-endpoint =3D <&ov08x40_ep>; + }; + }; + }; +}; + +&cci1 { + status =3D "okay"; +}; + +&cci1_i2c1 { + camera@36 { + compatible =3D "ovti,ov08x40"; + reg =3D <0x36>; + + reset-gpios =3D <&tlmm 237 GPIO_ACTIVE_LOW>; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&cam_rgb_default>; + + clocks =3D <&camcc CAM_CC_MCLK4_CLK>; + assigned-clocks =3D <&camcc CAM_CC_MCLK4_CLK>; + assigned-clock-rates =3D <19200000>; + + orientation =3D <0>; /* front facing */ + + avdd-supply =3D <&vreg_l7b_2p8>; + dovdd-supply =3D <&vreg_l3m_1p8>; + + port { + ov08x40_ep: endpoint { + data-lanes =3D <1 2 3 4>; + link-frequencies =3D /bits/ 64 <400000000>; + remote-endpoint =3D <&csiphy4_ep>; + }; + }; + }; +}; + &i2c0 { clock-frequency =3D <400000>; =20 --=20 2.49.0