From nobody Fri Dec 19 11:32:31 2025 Received: from mail-pl1-f180.google.com (mail-pl1-f180.google.com [209.85.214.180]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 29AD81EBFFF for ; Fri, 11 Apr 2025 13:16:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.180 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744377376; cv=none; b=BKZ0R0+pztnwG9H2Z5dgcWoDFdcVgNM0ajRNLoOs4xrhOaJd71qYxz1WL3J+hcb34M1tCxsT6w/7zjCQleB7HPmoTjJbQ4buR0MKNqA790ECs5Oi2G+QLIgN1igLvMwSftdSh8Tm9eGuwtRE/EC9WMuFZKaGmjAgo28UF7FJAww= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744377376; c=relaxed/simple; bh=ZhNpid86PW40a0ogdTCjSqyWtpwrJbhHl+hMeMb+LtA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=J7jKNhnzTYNVX0IF6cbcgzE6O1Uuv365DkrYP8JKKl3j8ZhMDZX1j8Ag5/XBP6XoaW/5aWMDp+iKCJi9e9tMCHhw5l8Ur2rYO73YtAUDitwYIjsFvXux2xgOHNcH4xR53qFSIVQClaQMe5r+chN2bIoIsbKEt9kCX8b90OGzGHs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=ttQJEjD5; arc=none smtp.client-ip=209.85.214.180 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="ttQJEjD5" Received: by mail-pl1-f180.google.com with SMTP id d9443c01a7336-22423adf751so19062745ad.2 for ; Fri, 11 Apr 2025 06:16:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1744377374; x=1744982174; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=L81sw7HLh9+LhiB6MR/QGvuJQdrXF+C64yrUzRsSA2I=; b=ttQJEjD5Ki9QnekKS48Hd4BKuSioiCBB+BzNJ47rqv9evw8F1ZEZzLzdeaIKqsJlMR ZHO0q7DsmkFXTewAlMIwdvNkWQUQnXgiOlvJLVChIrNrLArqLGwg9BjeAI2TvpYr/ggW 3DipILbugc224UU5Q5To0QYVNz91D23g5PM+XjJcyANGRFfjVIX/XiaTvO4LjF9u8DOJ EO+iEdoVyYcuA3rCFj1Uhj8jlkeWV1SPNNt2oxAixLn7nkSqlSSNXm5tP4Am3oVuPfeK ND4tzeIK+dribc3Aom5BRsynddsqdcTHt8GDR5ry8izKbHLD3kZUOYz2ZB5DMcxbolBX 9hng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744377374; x=1744982174; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=L81sw7HLh9+LhiB6MR/QGvuJQdrXF+C64yrUzRsSA2I=; b=GCQTfX4MrQfBpbJn8LZP/8P4Cr1+rnh/PrmBTH4fuTYY2FWaqifHCbwFl4KjZGJgv3 7cXdRh/9ngl7RIpJrcbDiChWkOMjeYo/htZU6aHZyHcAXpi6H3nDqwroTFascbIa1sZG +7N63ablcxINI7fGZIII/zIfiSepvgHZAFM9p/fA1ziPKtP4ycD1LJL/TmSdNWbNRIls GmJ1Vc7MuIr+jixoaOaefYCaJVAPpxbHH9UjaKhEersLrjwWwzdib8bXxkecydTbpd5l oLae1im9KOUHL+2atFNcMFMATmEZbp6NCJBx5QNZVgJdM0xheWSJtWQYhGLyG1RplBMP 3rXg== X-Forwarded-Encrypted: i=1; AJvYcCVi7D++y74Zl6Mog2vGwznX3tnrTkN3QSHKD2OuQAYBQ56x4xK+wqjCHYXm8m9B+pIUsCQghYKaZp5oSsw=@vger.kernel.org X-Gm-Message-State: AOJu0Yzv5vQN9/sqoHCm0tsQ+MnH+4IDvYbcoS3pkO2nF3XlzZtnCAoG J+SU2aupFuFwmXeigwIrnaq4cAIcCmZU1DOZojo8qDIiA76dYY8urcCgbw9kB6Q= X-Gm-Gg: ASbGncsUZcFtVGnqchVlxIufrBhb6OGjwwA2uCHIexqgP2DzPwuFo1T0aAv9xhuzlLY vlxQO+i1OBIBRIRdHhyaO0glO+Vf645RMmKWLJl7fUqopR61QMNmalhyme/Z0Xs+ILbGOURt8FL zlQjCQ2bMr76d6wgXBB7082Fm7fCcIniAlKqC/YKk8CsCCdgdTZkXmm9irKcnA3lvS6pckAgQSk 2XWaD+2lSTQk8FrPTee1Bz2+jzkL2VJanY6OqC8eHtjaimJLcG5WrW6iHbpb43JtHnw7ybiI2r3 /gF+lkvV0iB08UtEy2RJIL7SRWqSzSEDk6zX5ygNLg== X-Google-Smtp-Source: AGHT+IEmLwAHBY89tjHCSmST4XI9krTWMwziLaJxfMz91MwbguhjP76VbrqQ0QFcdTjWcsDUD+s2Rw== X-Received: by 2002:a17:902:d4c2:b0:223:26da:4b8e with SMTP id d9443c01a7336-22bea493893mr42628305ad.4.1744377374221; Fri, 11 Apr 2025 06:16:14 -0700 (PDT) Received: from localhost.localdomain ([2a12:a305:4::308a]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-22ac7c95cc6sm48245005ad.122.2025.04.11.06.16.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 11 Apr 2025 06:16:13 -0700 (PDT) From: Guodong Xu To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, dlan@gentoo.org, p.zabel@pengutronix.de, drew@pdp7.com, inochiama@gmail.com, geert+renesas@glider.be, heylenay@4d2.org, tglx@linutronix.de, hal.feng@starfivetech.com, unicorn_wang@outlook.com, duje.mihanovic@skole.hr Cc: elder@riscstar.com, linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev Subject: [PATCH 6/9] riscv: dts: spacemit: Add pinctrl configurations for PWM0-PWM19 Date: Fri, 11 Apr 2025 21:14:20 +0800 Message-ID: <20250411131423.3802611-7-guodong@riscstar.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250411131423.3802611-1-guodong@riscstar.com> References: <20250411131423.3802611-1-guodong@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add pinctrl configurations for PWM0 to PWM19 in the SpacemiT K1 device tree source file. Each PWM instance is assigned multiple pinmux configurations corresponding to different GPIOs and function modes. Configurations include: - Mapping GPIOs to appropriate pinctrl nodes for PWM functionality - Specifying bias-pull-up and drive-strength attributes These updates ensure proper pin multiplexing and drive strength settings for PWM signals on the SpacemiT K1 SoC when selected. Signed-off-by: Guodong Xu --- arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi | 315 +++++++++++++++++++ 1 file changed, 315 insertions(+) diff --git a/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi b/arch/riscv/boot= /dts/spacemit/k1-pinctrl.dtsi index 283663647a86..294e05409933 100644 --- a/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi +++ b/arch/riscv/boot/dts/spacemit/k1-pinctrl.dtsi @@ -20,4 +20,319 @@ uart0-2-pins { drive-strength =3D <32>; }; }; + pwm0_0_cfg: pwm0-0-cfg { + pwm0-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <19>; + }; + }; + pwm0_1_cfg: pwm0-1-cfg { + pwm0-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm0_2_cfg: pwm0-2-cfg { + pwm0-2-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm1_0_cfg: pwm1-0-cfg { + pwm1-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <19>; + }; + }; + pwm1_1_cfg: pwm1-1-cfg { + pwm1-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm1_2_cfg: pwm1-2-cfg { + pwm1-2-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm2_0_cfg: pwm2-0-cfg { + pwm2-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <19>; + }; + }; + pwm2_1_cfg: pwm2-1-cfg { + pwm2-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm2_2_cfg: pwm2-2-cfg { + pwm2-2-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm2_3_cfg: pwm2-3-cfg { + pwm2-3-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm3_0_cfg: pwm3-0-cfg { + pwm3-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <19>; + }; + }; + pwm3_1_cfg: pwm3-1-cfg { + pwm3-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm3_2_cfg: pwm3-2-cfg { + pwm3-2-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm4_0_cfg: pwm4-0-cfg { + pwm4-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <19>; + }; + }; + pwm4_1_cfg: pwm4-1-cfg { + pwm4-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm5_0_cfg: pwm5-0-cfg { + pwm5-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <19>; + }; + }; + pwm5_1_cfg: pwm5-1-cfg { + pwm5-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm6_0_cfg: pwm6-0-cfg { + pwm6-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm6_1_cfg: pwm6-1-cfg { + pwm6-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm7_0_cfg: pwm7-0-cfg { + pwm7-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm7_1_cfg: pwm7-1-cfg { + pwm7-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm8_0_cfg: pwm8-0-cfg { + pwm8-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm8_1_cfg: pwm8-1-cfg { + pwm8-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm9_0_cfg: pwm9-0-cfg { + pwm9-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm9_1_cfg: pwm9-1-cfg { + pwm9-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm10_0_cfg: pwm10-0-cfg { + pwm10-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm10_1_cfg: pwm10-1-cfg { + pwm10-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm11_0_cfg: pwm11-0-cfg { + pwm11-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm11_1_cfg: pwm11-1-cfg { + pwm11-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm12_0_cfg: pwm12-0-cfg { + pwm12-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm12_1_cfg: pwm12-1-cfg { + pwm12-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm13_0_cfg: pwm13-0-cfg { + pwm13-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm13_1_cfg: pwm13-1-cfg { + pwm13-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm14_0_cfg: pwm14-0-cfg { + pwm14-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm14_1_cfg: pwm14-1-cfg { + pwm14-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm15_0_cfg: pwm15-0-cfg { + pwm15-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm15_1_cfg: pwm15-1-cfg { + pwm15-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm16_0_cfg: pwm16-0-cfg { + pwm16-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm16_1_cfg: pwm16-1-cfg { + pwm16-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm17_0_cfg: pwm17-0-cfg { + pwm17-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm17_1_cfg: pwm17-1-cfg { + pwm17-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm18_0_cfg: pwm18-0-cfg { + pwm18-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm18_1_cfg: pwm18-1-cfg { + pwm18-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm19_0_cfg: pwm19-0-cfg { + pwm19-0-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; + pwm19_1_cfg: pwm19-1-cfg { + pwm19-1-pins { + pinmux =3D ; + bias-pull-up =3D <0>; + drive-strength =3D <32>; + }; + }; }; --=20 2.43.0