From nobody Fri Dec 19 11:32:53 2025 Received: from mail-pl1-f182.google.com (mail-pl1-f182.google.com [209.85.214.182]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 356CC1E260C for ; Fri, 11 Apr 2025 13:16:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.182 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744377365; cv=none; b=aB2F1h6aiJA8js56I8Cl1BAmdpCOznt1sehsyiM+MGsAsTuV7M8pYYE/ifexlf7GSHCoipcXE2BlLX1Z941Pw7KSXlhKYphUbzCuq1CAG96ByVb6uAVeiso3/j+YvdEonZU93tnCJ+Hf73dh5ruiYtOUmj5BFEKMPCTSasDoyiU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744377365; c=relaxed/simple; bh=MjIPXLoM5IUhIoZhl+wifWQND7T3/kSCdIUtGuu23/U=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IX5JUIHeI6oYRSkwIuLUmz1+4a8r4CAgCRlIwnH8flHjgOGLHUoDMMuLtCIL7go6OJOals7/pyVACMq90FwlPaPyP1U92/FWLniy6EI9ZaInGg6mG9h3Fc+ypTox0BFfDJ3HIRpAkvggERxGaImk4JfYRKpj1PCYlOoT1D8F8SU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=odpgcOrr; arc=none smtp.client-ip=209.85.214.182 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="odpgcOrr" Received: by mail-pl1-f182.google.com with SMTP id d9443c01a7336-2240b4de12bso26442545ad.2 for ; Fri, 11 Apr 2025 06:16:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1744377362; x=1744982162; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Iq/zLUOAjmqMOQyCH6CedvdIB7nhaB2p2wb10oaF0qQ=; b=odpgcOrrn8ZqSaSCAdG37wsEEL3dyRUBAF3pfqHPTrSQyvt3PTWeZqHA9umviBMHf8 9bgrYqw5nbNA5VrBNbNUq4x+ENZlzQdt5uBhpcEREAfsbibGKoGTh0T1BrumJBdKN1sq V2E8eZuqsOjQsmES2n3Vf73FbvCthPdbESxjCBg0NB4vNiwWLn6J/ShAnbvYhX/OyaK3 7MKU8giQydMOpMVOMHs97hnrlEc0biUs9MlkizS7cu89ZniOJ8gqegaCbBLcsdk4KRN6 759j0/VBjpRVgTFrAv9RvfAP2OP1j1lSoNFY6AhAyvp+fwpmYZihuokilA4sPcMhWYJg 18yQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744377362; x=1744982162; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Iq/zLUOAjmqMOQyCH6CedvdIB7nhaB2p2wb10oaF0qQ=; b=lrPYnCjBnPzxqpztxmwPdoeu8zwatTIR8l+kvK8GYESuY3VngVuyCYl4sV8ipRM6Wr nn6/HAlucSN+9Zu78IkMuLhJxwsWSF0JQ74qUSMQcN0RRljf7rSKAJG4Qyehg5k/1WpB yFiV1DcpsN0GWytNpWCSgYZKOY9MjPAd/ou10kmoA2rTOqNrNnnUbPZ4hNS8ZxPLyI0u OTBkXKYeprWUfZ2Z64nxGRwOyzT3w5GrVXnm9w1XzxjMrxyXeEtT3cEHaLkzTfS0jyrj ZGmTVbZICaAGUG1glTI6v0bqltkpIwNW9UZCq2HrwVuFlr7i8BoKQkhVR0icrWPcrngB CgIA== X-Forwarded-Encrypted: i=1; AJvYcCWojgUNSkoP0wPHMknbMvuw2lZmC21Sw+gcil/zkIJ7SEV1rzMfiyV/3ENTBoU6ZO3RKNqv1kJiLGf9hQI=@vger.kernel.org X-Gm-Message-State: AOJu0Yys2vYyxj6NFA1u9FArNo6cFUpSpTZ6h1+xS4AENoz6RVOOwcqM vsiIRa13AfBNWJo8IqD6o3dJtEWpPO7GdNcRdp+v4SBRJbEu5qVgWnC3G1ho/IM= X-Gm-Gg: ASbGncv1syK+kt6JB/hDQOd7kVX/C4wQF36gT15z9xn8GTMZ81uX3mp/2a5KZpmAR3F gFBUL18MTsW7dJtmnXHZH4iDhVh/VzqOtnnywoZ0GvuVfTei7BGTg9iSA+rKZXa+nALZvFRwVlI UWet7Ft9ZKX/x0BLjCsuo1rQvdazwKJsputUOINQL97KrsfNCq/t8HTuW8ft0mMwwKxRzb+mmt9 GdgEJOnnl09RJKJwnuw9tMNVCOA5MHaJSeMqabX/BAQ1p28f19e4VoOP0hIzvgTn06pnCTb1cpI hURX0xUMX/HscW0+NcZrXe6XC42rXv8= X-Google-Smtp-Source: AGHT+IFYuzue8rTIhMXZdvGPMyvl0e8z93Koxv1rsyMMhwoJlET+hmldcsrrZX6b0qlRAdpPJUNnxg== X-Received: by 2002:a17:902:f68f:b0:215:7421:262 with SMTP id d9443c01a7336-22bea4b40f9mr36467045ad.12.1744377362506; Fri, 11 Apr 2025 06:16:02 -0700 (PDT) Received: from localhost.localdomain ([2a12:a305:4::308a]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-22ac7c95cc6sm48245005ad.122.2025.04.11.06.15.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 11 Apr 2025 06:16:02 -0700 (PDT) From: Guodong Xu To: ukleinek@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, dlan@gentoo.org, p.zabel@pengutronix.de, drew@pdp7.com, inochiama@gmail.com, geert+renesas@glider.be, heylenay@4d2.org, tglx@linutronix.de, hal.feng@starfivetech.com, unicorn_wang@outlook.com, duje.mihanovic@skole.hr Cc: elder@riscstar.com, linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, spacemit@lists.linux.dev Subject: [PATCH 5/9] riscv: dts: spacemit: add PWM support for K1 SoC Date: Fri, 11 Apr 2025 21:14:19 +0800 Message-ID: <20250411131423.3802611-6-guodong@riscstar.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250411131423.3802611-1-guodong@riscstar.com> References: <20250411131423.3802611-1-guodong@riscstar.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The SpacemiT K1 SoC features a PWM controller with 20 independent channels. Add the corresponding 20 PWM nodes to the device tree. Signed-off-by: Guodong Xu --- arch/riscv/boot/dts/spacemit/k1.dtsi | 180 +++++++++++++++++++++++++++ 1 file changed, 180 insertions(+) diff --git a/arch/riscv/boot/dts/spacemit/k1.dtsi b/arch/riscv/boot/dts/spa= cemit/k1.dtsi index c0cc4b99c935..609135cb5282 100644 --- a/arch/riscv/boot/dts/spacemit/k1.dtsi +++ b/arch/riscv/boot/dts/spacemit/k1.dtsi @@ -556,5 +556,185 @@ sec_uart1: serial@f0612000 { reg-io-width =3D <4>; status =3D "reserved"; /* for TEE usage */ }; + + pwm0: pwm@d401a000 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd401a000 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM0>; + resets =3D <&syscon_apbc RESET_PWM0>; + status =3D "disabled"; + }; + + pwm1: pwm@d401a400 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd401a400 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM1>; + resets =3D <&syscon_apbc RESET_PWM1>; + status =3D "disabled"; + }; + + pwm2: pwm@d401a800 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd401a800 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM2>; + resets =3D <&syscon_apbc RESET_PWM2>; + status =3D "disabled"; + }; + + pwm3: pwm@d401ac00 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd401ac00 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM3>; + resets =3D <&syscon_apbc RESET_PWM3>; + status =3D "disabled"; + }; + + pwm4: pwm@d401b000 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd401b000 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM4>; + resets =3D <&syscon_apbc RESET_PWM4>; + status =3D "disabled"; + }; + + pwm5: pwm@d401b400 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd401b400 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM5>; + resets =3D <&syscon_apbc RESET_PWM5>; + status =3D "disabled"; + }; + + pwm6: pwm@d401b800 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd401b800 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM6>; + resets =3D <&syscon_apbc RESET_PWM6>; + status =3D "disabled"; + }; + + pwm7: pwm@d401bc00 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd401bc00 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM7>; + resets =3D <&syscon_apbc RESET_PWM7>; + status =3D "disabled"; + }; + + pwm8: pwm@d4020000 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4020000 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM8>; + resets =3D <&syscon_apbc RESET_PWM8>; + status =3D "disabled"; + }; + + pwm9: pwm@d4020400 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4020400 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM9>; + resets =3D <&syscon_apbc RESET_PWM9>; + status =3D "disabled"; + }; + + pwm10: pwm@d4020800 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4020800 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM10>; + resets =3D <&syscon_apbc RESET_PWM10>; + status =3D "disabled"; + }; + + pwm11: pwm@d4020c00 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4020c00 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM11>; + resets =3D <&syscon_apbc RESET_PWM11>; + status =3D "disabled"; + }; + + pwm12: pwm@d4021000 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4021000 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM12>; + resets =3D <&syscon_apbc RESET_PWM12>; + status =3D "disabled"; + }; + + pwm13: pwm@d4021400 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4021400 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM13>; + resets =3D <&syscon_apbc RESET_PWM13>; + status =3D "disabled"; + }; + + pwm14: pwm@d4021800 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4021800 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM14>; + resets =3D <&syscon_apbc RESET_PWM14>; + status =3D "disabled"; + }; + + pwm15: pwm@d4021c00 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4021c00 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM15>; + resets =3D <&syscon_apbc RESET_PWM15>; + status =3D "disabled"; + }; + + pwm16: pwm@d4022000 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4022000 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM16>; + resets =3D <&syscon_apbc RESET_PWM16>; + status =3D "disabled"; + }; + + pwm17: pwm@d4022400 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4022400 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM17>; + resets =3D <&syscon_apbc RESET_PWM17>; + status =3D "disabled"; + }; + + pwm18: pwm@d4022800 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4022800 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM18>; + resets =3D <&syscon_apbc RESET_PWM18>; + status =3D "disabled"; + }; + + pwm19: pwm@d4022c00 { + compatible =3D "spacemit,k1-pwm"; + reg =3D <0x0 0xd4022c00 0x0 0x10>; + #pwm-cells =3D <1>; + clocks =3D <&syscon_apbc CLK_PWM19>; + resets =3D <&syscon_apbc RESET_PWM19>; + status =3D "disabled"; + }; }; }; --=20 2.43.0