From nobody Sun Feb 8 05:23:20 2026 Received: from Atcsqr.andestech.com (60-248-80-70.hinet-ip.hinet.net [60.248.80.70]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 15A7E19B3EE for ; Mon, 7 Apr 2025 11:13:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.248.80.70 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024395; cv=none; b=YdznG0i4bf27LldshwucZ3Kr21F9A7ejQYjkPln/57hIzYH08Q2NhLEm3OMZM6p+RPedcL5vzkNzK1whGz0ydOATaMhsqpYhsCrqVpziPIu5hPtACaWr+AiyITbNjM+r1TICtxMRjSxs9XfGhbnn5HPu0yQgbankgMZKivKyRnU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024395; c=relaxed/simple; bh=HkOBIAl/Lm3q4fJNJ06VobxmZFNhDI/EiOvdTI7VQF0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Nq6fMMbwoE847GP4rLJrK0lziJu6mri+PqBp/wJHfD38gKRFMtpUKvaq4V2dMm0AdS+HxTpa4mcumzY/3aD7/OXkzSQaWJ+FIOzZdKtQQS/MuRWg7A8E1RPYCF4DRhHj/ResLtToiui9zKRQobGBWIM7ovbG9YLogHHcjvFFAOg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com; spf=pass smtp.mailfrom=andestech.com; arc=none smtp.client-ip=60.248.80.70 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=andestech.com Received: from Atcsqr.andestech.com (localhost [127.0.0.2] (may be forged)) by Atcsqr.andestech.com with ESMTP id 537Antnj001716 for ; Mon, 7 Apr 2025 18:49:55 +0800 (+08) (envelope-from ben717@andestech.com) Received: from mail.andestech.com (ATCPCS31.andestech.com [10.0.1.89]) by Atcsqr.andestech.com with ESMTPS id 537AnfoF001527 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 7 Apr 2025 18:49:41 +0800 (+08) (envelope-from ben717@andestech.com) Received: from swlinux02.andestech.com (10.0.15.183) by ATCPCS31.andestech.com (10.0.1.89) with Microsoft SMTP Server id 14.3.498.0; Mon, 7 Apr 2025 18:49:41 +0800 From: Ben Zong-You Xie To: , , CC: , , , , , , , , , , , "Ben Zong-You Xie" Subject: [PATCH 1/9] riscv: add Andes SoC family Kconfig support Date: Mon, 7 Apr 2025 18:49:29 +0800 Message-ID: <20250407104937.315783-2-ben717@andestech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250407104937.315783-1-ben717@andestech.com> References: <20250407104937.315783-1-ben717@andestech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-DKIM-Results: atcpcs31.andestech.com; dkim=none; X-DNSRBL: X-SPAM-SOURCE-CHECK: pass X-MAIL: Atcsqr.andestech.com 537Antnj001716 Content-Type: text/plain; charset="utf-8" The first SoC in the Andes series is QiLai. It includes a high-performance quad-core RISC-V AX45MP cluster and one NX27V vector processor. For further information, refer to [1]. [1] https://www.andestech.com/en/products-solutions/andeshape-platforms/qil= ai-chip/ Signed-off-by: Ben Zong-You Xie --- arch/riscv/Kconfig.errata | 2 +- arch/riscv/Kconfig.socs | 9 +++++++++ 2 files changed, 10 insertions(+), 1 deletion(-) diff --git a/arch/riscv/Kconfig.errata b/arch/riscv/Kconfig.errata index e318119d570d..be76883704a6 100644 --- a/arch/riscv/Kconfig.errata +++ b/arch/riscv/Kconfig.errata @@ -12,7 +12,7 @@ config ERRATA_ANDES =20 config ERRATA_ANDES_CMO bool "Apply Andes cache management errata" - depends on ERRATA_ANDES && ARCH_R9A07G043 + depends on ERRATA_ANDES && (ARCH_R9A07G043 || ARCH_ANDES) select RISCV_DMA_NONCOHERENT default y help diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs index 8b503e54fa1b..2f1626daaad1 100644 --- a/arch/riscv/Kconfig.socs +++ b/arch/riscv/Kconfig.socs @@ -1,5 +1,14 @@ menu "SoC selection" =20 +config ARCH_ANDES + bool "Andes SoCs" + depends on MMU && !XIP_KERNEL + select ERRATA_ANDES + select ERRATA_ANDES_CMO + select AX45MP_L2_CACHE + help + This enables support for Andes SoC platform hardware. + config ARCH_MICROCHIP_POLARFIRE def_bool ARCH_MICROCHIP =20 --=20 2.34.1 From nobody Sun Feb 8 05:23:20 2026 Received: from Atcsqr.andestech.com (60-248-80-70.hinet-ip.hinet.net [60.248.80.70]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3F0DD23AE8B for ; Mon, 7 Apr 2025 11:13:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.248.80.70 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024400; cv=none; b=ZF/hyyOSXqCbNANjdpoesCpN92GjCKnu8f4eecnpKw1zXRjcwFiRg0zz0wFiVy7mqxw/kiwpgMvxYzyDXnRGQgjKev1VeX00R8X03UHd4U8yshkRlxTb/3Fx6hAWqHwUdvPVCc+vrfJMx1cQ1HKfAlZnkToE1w7RkiNuHart7zw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024400; c=relaxed/simple; bh=M6FpkVRtxGORrbTAyIXtmXdXTm4QW5v28hjznZvm/vs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=V+tk45IM/bCUQOdycDMt+vVKWEgIwFxsIOQVzpzTaSaHSmD0Hwx1WVxIi0y0cozyvHlpG0UXR4EMBUrHc/N/5wgZDcDJUQ4ZQ6c5jMK8933qC2zMpDVDn56hMnmTGU6VGN6G4KH57WXJVnBhllNV/+ajnlEsTncSeuZYIU5wyv4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com; spf=pass smtp.mailfrom=andestech.com; arc=none smtp.client-ip=60.248.80.70 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=andestech.com Received: from Atcsqr.andestech.com (localhost [127.0.0.2] (may be forged)) by Atcsqr.andestech.com with ESMTP id 537Ao0Jh001895 for ; Mon, 7 Apr 2025 18:50:00 +0800 (+08) (envelope-from ben717@andestech.com) Received: from mail.andestech.com (ATCPCS31.andestech.com [10.0.1.89]) by Atcsqr.andestech.com with ESMTPS id 537Ang5P001561 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 7 Apr 2025 18:49:42 +0800 (+08) (envelope-from ben717@andestech.com) Received: from swlinux02.andestech.com (10.0.15.183) by ATCPCS31.andestech.com (10.0.1.89) with Microsoft SMTP Server id 14.3.498.0; Mon, 7 Apr 2025 18:49:42 +0800 From: Ben Zong-You Xie To: , , CC: , , , , , , , , , , , "Ben Zong-You Xie" Subject: [PATCH 2/9] dt-bindings: riscv: add Andes QiLai SoC and the Voyager board bindings Date: Mon, 7 Apr 2025 18:49:30 +0800 Message-ID: <20250407104937.315783-3-ben717@andestech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250407104937.315783-1-ben717@andestech.com> References: <20250407104937.315783-1-ben717@andestech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-DKIM-Results: atcpcs31.andestech.com; dkim=none; X-DNSRBL: X-SPAM-SOURCE-CHECK: pass X-MAIL: Atcsqr.andestech.com 537Ao0Jh001895 Content-Type: text/plain; charset="utf-8" Add DT binding documentation for the Andes QiLai SoC and the Voyager development board. Signed-off-by: Ben Zong-You Xie Reviewed-by: Rob Herring (Arm) --- .../devicetree/bindings/riscv/andes.yaml | 25 +++++++++++++++++++ MAINTAINERS | 5 ++++ 2 files changed, 30 insertions(+) create mode 100644 Documentation/devicetree/bindings/riscv/andes.yaml diff --git a/Documentation/devicetree/bindings/riscv/andes.yaml b/Documenta= tion/devicetree/bindings/riscv/andes.yaml new file mode 100644 index 000000000000..aa1edf1fdec7 --- /dev/null +++ b/Documentation/devicetree/bindings/riscv/andes.yaml @@ -0,0 +1,25 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/riscv/andes.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Andes SoC-based boards + +maintainers: + - Ben Zong-You Xie + +description: + Andes SoC-based boards + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - items: + - enum: + - andestech,voyager + - const: andestech,qilai + +additionalProperties: true diff --git a/MAINTAINERS b/MAINTAINERS index 96b827049501..a0ccac1cca29 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -20725,6 +20725,11 @@ F: drivers/irqchip/irq-riscv-intc.c F: include/linux/irqchip/riscv-aplic.h F: include/linux/irqchip/riscv-imsic.h =20 +RISC-V ANDES SoC Support +M: Ben Zong-You Xie +S: Maintained +F: Documentation/devicetree/bindings/riscv/andes.yaml + RISC-V ARCHITECTURE M: Paul Walmsley M: Palmer Dabbelt --=20 2.34.1 From nobody Sun Feb 8 05:23:20 2026 Received: from Atcsqr.andestech.com (60-248-80-70.hinet-ip.hinet.net [60.248.80.70]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 445B823BD10 for ; Mon, 7 Apr 2025 11:13:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.248.80.70 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024405; cv=none; b=H+SKyGGCSOVQRofAskMkjwYX1BQ6i5DahEzE9lGvWatfxjhTRA9bB6yFBm/BYUgGNL3mzI1wHBOsahda8BsTMunEmrodElzuirXwiRlFNsek3X1ouyvHCEG7T33cbMvVECjWic66whbV9ex9y6m0VXi4SYmrQdT3X/cz+024q9E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024405; c=relaxed/simple; bh=gO7y53k9Rz2w5vp7SAucJbnKLprsZrZTlZhN+IGe+4Q=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=CLqEY5VcOC6LOy/B/F706x6nybpyqb2duoaN6cWc8B3S2xpWwfKdhjfeHsEM85lNdTqA7W4hD79rhHVCe4Ry7lnbnU+i/3bEUjePlHRGYAC9YhikhQRQ3skM1pDlc2NmtDrbobLUCEu4BT1/17+bOT5R64+xI8ksYpC9FiQZAYo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com; spf=pass smtp.mailfrom=andestech.com; arc=none smtp.client-ip=60.248.80.70 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=andestech.com Received: from Atcsqr.andestech.com (localhost [127.0.0.2] (may be forged)) by Atcsqr.andestech.com with ESMTP id 537Ao6to002062 for ; Mon, 7 Apr 2025 18:50:06 +0800 (+08) (envelope-from ben717@andestech.com) Received: from mail.andestech.com (ATCPCS31.andestech.com [10.0.1.89]) by Atcsqr.andestech.com with ESMTPS id 537AniSD001582 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 7 Apr 2025 18:49:44 +0800 (+08) (envelope-from ben717@andestech.com) Received: from swlinux02.andestech.com (10.0.15.183) by ATCPCS31.andestech.com (10.0.1.89) with Microsoft SMTP Server id 14.3.498.0; Mon, 7 Apr 2025 18:49:44 +0800 From: Ben Zong-You Xie To: , , CC: , , , , , , , , , , , "Ben Zong-You Xie" Subject: [PATCH 3/9] dt-bindings: interrupt-controller: add Andes QiLai PLIC Date: Mon, 7 Apr 2025 18:49:31 +0800 Message-ID: <20250407104937.315783-4-ben717@andestech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250407104937.315783-1-ben717@andestech.com> References: <20250407104937.315783-1-ben717@andestech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-DKIM-Results: atcpcs31.andestech.com; dkim=none; X-DNSRBL: X-SPAM-SOURCE-CHECK: pass X-MAIL: Atcsqr.andestech.com 537Ao6to002062 Content-Type: text/plain; charset="utf-8" Add a new compatible string for Andes QiLai PLIC. Signed-off-by: Ben Zong-You Xie Acked-by: Rob Herring (Arm) --- .../bindings/interrupt-controller/sifive,plic-1.0.0.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/interrupt-controller/sifive,= plic-1.0.0.yaml b/Documentation/devicetree/bindings/interrupt-controller/si= five,plic-1.0.0.yaml index 3dfe425909d1..7ae61518e9b7 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.= 0.0.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.= 0.0.yaml @@ -53,6 +53,7 @@ properties: oneOf: - items: - enum: + - andestech,qilai-plic - renesas,r9a07g043-plic - const: andestech,nceplic100 - items: --=20 2.34.1 From nobody Sun Feb 8 05:23:20 2026 Received: from Atcsqr.andestech.com (60-248-80-70.hinet-ip.hinet.net [60.248.80.70]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C849323BD18 for ; Mon, 7 Apr 2025 11:13:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.248.80.70 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024409; cv=none; b=IlVkyHzzCooBtXdKAKVlziE+uGBRRUwCvZ/ugbsn5r5xr1pIDItsPmywIbHIk7TnxEAPTrothYipHjM8naIH13mgpg1ljVl14clWRmO99XcFuCMeYwuAUjRcxcGiAE36NS1ChHL2WmZGY3BiU6SRx23+bd31KSzkimKUl03lv8Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024409; c=relaxed/simple; bh=9K/38m1kgKRw+v83ZaslKQEga3gdg8jIEJvsu8WdanE=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ToPKNFPamYNJUTJktNv8G8AJvtIRgeadJhX6C/Fl/kVcPFABNFyzTP5Vz1CO/u7QprThEq3ONHgQJapsRXfGyk/dPf/FgT8R2eLseFeZi2HncKEnFD8U8+z7BkbeO4ihXQpuJFzsvDlIHsb1SxKi5HeH2N2ZE0tQqtteSKrbCns= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com; spf=pass smtp.mailfrom=andestech.com; arc=none smtp.client-ip=60.248.80.70 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=andestech.com Received: from Atcsqr.andestech.com (localhost [127.0.0.2] (may be forged)) by Atcsqr.andestech.com with ESMTP id 537AoAi2002089 for ; Mon, 7 Apr 2025 18:50:10 +0800 (+08) (envelope-from ben717@andestech.com) Received: from mail.andestech.com (ATCPCS31.andestech.com [10.0.1.89]) by Atcsqr.andestech.com with ESMTPS id 537Anj3v001585 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 7 Apr 2025 18:49:45 +0800 (+08) (envelope-from ben717@andestech.com) Received: from swlinux02.andestech.com (10.0.15.183) by ATCPCS31.andestech.com (10.0.1.89) with Microsoft SMTP Server id 14.3.498.0; Mon, 7 Apr 2025 18:49:45 +0800 From: Ben Zong-You Xie To: , , CC: , , , , , , , , , , , "Ben Zong-You Xie" Subject: [PATCH 4/9] dt-bindings: interrupt-controller: add Andes machine-level software interrupt controller Date: Mon, 7 Apr 2025 18:49:32 +0800 Message-ID: <20250407104937.315783-5-ben717@andestech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250407104937.315783-1-ben717@andestech.com> References: <20250407104937.315783-1-ben717@andestech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-DKIM-Results: atcpcs31.andestech.com; dkim=none; X-DNSRBL: X-SPAM-SOURCE-CHECK: pass X-MAIL: Atcsqr.andestech.com 537AoAi2002089 Content-Type: text/plain; charset="utf-8" Add the DT binding documentation for Andes machine-level software interrupt controller. In the Andes platform such as QiLai SoC, the PLIC module is instantiated a second time with all interrupt sources tied to zero as the software interrupt controller (PLICSW). PLICSW can generate machine-level software interrupts through programming its registers. Signed-off-by: Ben Zong-You Xie --- .../andestech,plicsw.yaml | 48 +++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 49 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/= andestech,plicsw.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/andeste= ch,plicsw.yaml b/Documentation/devicetree/bindings/interrupt-controller/and= estech,plicsw.yaml new file mode 100644 index 000000000000..5432fcfd95ed --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/andestech,plic= sw.yaml @@ -0,0 +1,48 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/andestech,plicsw.y= aml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Andes machine-level software interrupt controller + +description: + In the Andes platform such as QiLai SoC, the PLIC module is instantiated= a + second time with all interrupt sources tied to zero as the software inte= rrupt + controller (PLIC_SW). PLIC_SW can generate machine-level software interr= upts + through programming its registers. + +maintainers: + - Ben Zong-You Xie + +properties: + compatible: + items: + - enum: + - andestech,qilai-plicsw + - const: andestech,plicsw + + reg: + maxItems: 1 + + interrupts-extended: + minItems: 1 + maxItems: 15872 + +additionalProperties: false + +required: + - compatible + - reg + - interrupts-extended + +examples: + - | + interrupt-controller@400000 { + compatible =3D "andestech,qilai-plicsw", "andestech,plicsw"; + reg =3D <0x400000 0x400000>; + interrupts-extended =3D <&cpu0intc 3>, + <&cpu1intc 3>, + <&cpu2intc 3>, + <&cpu3intc 3>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index a0ccac1cca29..645d7137cb07 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -20728,6 +20728,7 @@ F: include/linux/irqchip/riscv-imsic.h RISC-V ANDES SoC Support M: Ben Zong-You Xie S: Maintained +F: Documentation/devicetree/bindings/interrupt-controller/andestech,plicsw= .yaml F: Documentation/devicetree/bindings/riscv/andes.yaml =20 RISC-V ARCHITECTURE --=20 2.34.1 From nobody Sun Feb 8 05:23:20 2026 Received: from Atcsqr.andestech.com (60-248-80-70.hinet-ip.hinet.net [60.248.80.70]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DAAB523BD18 for ; Mon, 7 Apr 2025 11:13:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.248.80.70 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024414; cv=none; b=DXGY1vo6P6tR0FEpycbGAk/jlgixtcQAZt5dFmvdBchnpTHlEP5U7Sg/Yq6UcS87gZSzama2R9aHBqdupToUfb8wMbtuYy/XPYkghbDrGuW3rtNQLGzGBjiXGZfYlkGrTm8vpdxKgOQ5FWgXWi+ds2rVosjmCwPMSXLoX8uPGqE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024414; c=relaxed/simple; bh=vpop9K5aY7aPnZzRjaWQEaDIOUvcef1dbOk4SQq3ey8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=rM3gnRD7cDPj9hsPSnuEM3cx9bEBUushxTUg7c4b0R8jCZHfZzm5RVEKKRRB7YgX3jiA4h7hHYAfnn3uHxliv/wt3d4s1mbZwQekJk3fTmR80OKXAhlpHOeBb4VHrg8Al7PtipaooG45XIU5EqZdUM7CMaLYBn5o83UvOL1FYiE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com; spf=pass smtp.mailfrom=andestech.com; arc=none smtp.client-ip=60.248.80.70 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=andestech.com Received: from Atcsqr.andestech.com (localhost [127.0.0.2] (may be forged)) by Atcsqr.andestech.com with ESMTP id 537AoFmU002144 for ; Mon, 7 Apr 2025 18:50:15 +0800 (+08) (envelope-from ben717@andestech.com) Received: from mail.andestech.com (ATCPCS31.andestech.com [10.0.1.89]) by Atcsqr.andestech.com with ESMTPS id 537Anlbj001623 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 7 Apr 2025 18:49:47 +0800 (+08) (envelope-from ben717@andestech.com) Received: from swlinux02.andestech.com (10.0.15.183) by ATCPCS31.andestech.com (10.0.1.89) with Microsoft SMTP Server id 14.3.498.0; Mon, 7 Apr 2025 18:49:46 +0800 From: Ben Zong-You Xie To: , , CC: , , , , , , , , , , , "Ben Zong-You Xie" Subject: [PATCH 5/9] dt-bindings: timer: add Andes machine timer Date: Mon, 7 Apr 2025 18:49:33 +0800 Message-ID: <20250407104937.315783-6-ben717@andestech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250407104937.315783-1-ben717@andestech.com> References: <20250407104937.315783-1-ben717@andestech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-DKIM-Results: atcpcs31.andestech.com; dkim=none; X-DNSRBL: X-SPAM-SOURCE-CHECK: pass X-MAIL: Atcsqr.andestech.com 537AoFmU002144 Content-Type: text/plain; charset="utf-8" Add the DT binding documentation for Andes machine timer. The RISC-V architecture defines a machine timer that provides a real-time counter and generates timer interrupts. Andes machiner timer (PLMT0) is the implementation of the machine timer, and it contains memory-mapped registers (mtime and mtimecmp). This device supports up to 32 cores. Signed-off-by: Ben Zong-You Xie --- .../bindings/timer/andestech,plmt0.yaml | 42 +++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 43 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/andestech,plmt0= .yaml diff --git a/Documentation/devicetree/bindings/timer/andestech,plmt0.yaml b= /Documentation/devicetree/bindings/timer/andestech,plmt0.yaml new file mode 100644 index 000000000000..e0ea3ce86b76 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/andestech,plmt0.yaml @@ -0,0 +1,42 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/andestech,plmt0.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Andes machine timer + +maintainers: + - Ben Zong-You Xie + +properties: + compatible: + items: + - enum: + - andestech,qilai-aclint-mtimer + - const: andestech,plmt0 + + reg: + maxItems: 1 + + interrupts-extended: + minItems: 1 + maxItems: 32 + +additionalProperties: false + +required: + - compatible + - reg + - interrupts-extended + +examples: + - | + interrupt-controller@100000 { + compatible =3D "andestech,qilai-aclint-mtimer", "andestech,plmt0"; + reg =3D <0x100000 0x100000>; + interrupts-extended =3D <&cpu0intc 7>, + <&cpu1intc 7>, + <&cpu2intc 7>, + <&cpu3intc 7>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 645d7137cb07..d1e1b98dfe7b 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -20730,6 +20730,7 @@ M: Ben Zong-You Xie S: Maintained F: Documentation/devicetree/bindings/interrupt-controller/andestech,plicsw= .yaml F: Documentation/devicetree/bindings/riscv/andes.yaml +F: Documentation/devicetree/bindings/timer/andestech,plmt0.yaml =20 RISC-V ARCHITECTURE M: Paul Walmsley --=20 2.34.1 From nobody Sun Feb 8 05:23:20 2026 Received: from Atcsqr.andestech.com (60-248-80-70.hinet-ip.hinet.net [60.248.80.70]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 90CC823E25F for ; Mon, 7 Apr 2025 11:13:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.248.80.70 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024418; cv=none; b=HYcgZfEoB79CV4Hfeaa0CSecDns2mSZIuNeQC5z+rndK3hUaqum0H7L9svbIx8hlR7qtouPwZrz3g9437hm6hd5cf6H1umhnuYQgoiwuwJxH37kCrmFz/7lICycXO4OIu6QgXM0/bXE7qsyFto9ANXcAPML94N6hm96HQFEt4Fo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024418; c=relaxed/simple; bh=Tpg8PEgvSnro+K2cdpYhdiH19YVGDpcGdLMRJnHUBkQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=LSVLdbuB/wFgEaJ+os1rPUhC+023GWiCA2OUrSLIu33y12zraqmPCrlagfrwyC9rSIKvGuUFPaDnM2UFTnRJM4ZzDAJjr0TT9RHHkINYIIjGIguqKPEuwEjBSO2GfoJJ9tfTrkFCjXpcv2IWBDQLitMbwnu4WAfQ3qsSXrPOy/U= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com; spf=pass smtp.mailfrom=andestech.com; arc=none smtp.client-ip=60.248.80.70 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=andestech.com Received: from Atcsqr.andestech.com (localhost [127.0.0.2] (may be forged)) by Atcsqr.andestech.com with ESMTP id 537AoKFx002145 for ; Mon, 7 Apr 2025 18:50:20 +0800 (+08) (envelope-from ben717@andestech.com) Received: from mail.andestech.com (ATCPCS31.andestech.com [10.0.1.89]) by Atcsqr.andestech.com with ESMTPS id 537AnmL2001639 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 7 Apr 2025 18:49:48 +0800 (+08) (envelope-from ben717@andestech.com) Received: from swlinux02.andestech.com (10.0.15.183) by ATCPCS31.andestech.com (10.0.1.89) with Microsoft SMTP Server id 14.3.498.0; Mon, 7 Apr 2025 18:49:48 +0800 From: Ben Zong-You Xie To: , , CC: , , , , , , , , , , , "Ben Zong-You Xie" Subject: [PATCH 6/9] dt-bindings: cache: ax45mp-cache: allow variable cache-sets for Andes L2 cache Date: Mon, 7 Apr 2025 18:49:34 +0800 Message-ID: <20250407104937.315783-7-ben717@andestech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250407104937.315783-1-ben717@andestech.com> References: <20250407104937.315783-1-ben717@andestech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-DKIM-Results: atcpcs31.andestech.com; dkim=none; X-DNSRBL: X-SPAM-SOURCE-CHECK: pass X-MAIL: Atcsqr.andestech.com 537AoKFx002145 Content-Type: text/plain; charset="utf-8" The current device tree binding for the Andes AX45MP L2 cache enforces a fixed number of cache-sets (1024). However, there are 2048 cache-sets in the QiLai SoC. This change allows both 1024 and 2048 as valid values for "cache-sets". Signed-off-by: Ben Zong-You Xie Acked-by: Rob Herring (Arm) --- .../devicetree/bindings/cache/andestech,ax45mp-cache.yaml | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/cache/andestech,ax45mp-cache= .yaml b/Documentation/devicetree/bindings/cache/andestech,ax45mp-cache.yaml index d2cbe49f4e15..798aa71dc4ec 100644 --- a/Documentation/devicetree/bindings/cache/andestech,ax45mp-cache.yaml +++ b/Documentation/devicetree/bindings/cache/andestech,ax45mp-cache.yaml @@ -44,7 +44,7 @@ properties: const: 2 =20 cache-sets: - const: 1024 + enum: [1024, 2048] =20 cache-size: enum: [131072, 262144, 524288, 1048576, 2097152] --=20 2.34.1 From nobody Sun Feb 8 05:23:20 2026 Received: from Atcsqr.andestech.com (60-248-80-70.hinet-ip.hinet.net [60.248.80.70]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A110923BD02 for ; Mon, 7 Apr 2025 11:13:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.248.80.70 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024423; cv=none; b=oWrZkiTNjv/Q5CpVEsQWaoGIjlSjph4Ra+vphj+oovBhIDXttZrkh6/r1QMvSCOKpnG5RS4cvwMgY4f8Dq6qKIA4mKI9ifvK/JthPHrlq7IdOIVDLBxehNvJeLgxX9Hi7yESPDviwTeRS1uWQvW4PDUj38jQgXMh2/xaSPiHayM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024423; c=relaxed/simple; bh=PTcBrMSEek/+ZHMgR/kZ4rYafAb09G2kuTFgcDdMfP8=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=oRu5Tmr1quwsrKrQxESKcG9gYGj7rnIpIP95bi9c9cHpuuPycQbZNq5TfYscMtaFhzp1h4G2qt34aUWsKXDC4y4tf5dB1yC7ZsJeZGBS09CEzyzU0egSeW8Eo43L2e58t2/yuf/rS3/17Yo6xF2ge8iLtP1sypoqCcecmnINle4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com; spf=pass smtp.mailfrom=andestech.com; arc=none smtp.client-ip=60.248.80.70 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=andestech.com Received: from Atcsqr.andestech.com (localhost [127.0.0.2] (may be forged)) by Atcsqr.andestech.com with ESMTP id 537AoUFQ002261 for ; Mon, 7 Apr 2025 18:50:30 +0800 (+08) (envelope-from ben717@andestech.com) Received: from mail.andestech.com (ATCPCS31.andestech.com [10.0.1.89]) by Atcsqr.andestech.com with ESMTPS id 537Ann8V001640 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 7 Apr 2025 18:49:49 +0800 (+08) (envelope-from ben717@andestech.com) Received: from swlinux02.andestech.com (10.0.15.183) by ATCPCS31.andestech.com (10.0.1.89) with Microsoft SMTP Server id 14.3.498.0; Mon, 7 Apr 2025 18:49:49 +0800 From: Ben Zong-You Xie To: , , CC: , , , , , , , , , , , "Ben Zong-You Xie" Subject: [PATCH 7/9] riscv: dts: andes: add QiLai SoC device tree Date: Mon, 7 Apr 2025 18:49:35 +0800 Message-ID: <20250407104937.315783-8-ben717@andestech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250407104937.315783-1-ben717@andestech.com> References: <20250407104937.315783-1-ben717@andestech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-DKIM-Results: atcpcs31.andestech.com; dkim=none; X-DNSRBL: X-SPAM-SOURCE-CHECK: pass X-MAIL: Atcsqr.andestech.com 537AoUFQ002261 Content-Type: text/plain; charset="utf-8" Introduce the initial device tree support for the Andes QiLai SoC. For further information, you can refer to [1]. [1] https://www.andestech.com/en/products-solutions/andeshape-platforms/qil= ai-chip/ Signed-off-by: Ben Zong-You Xie --- MAINTAINERS | 1 + arch/riscv/boot/dts/andes/qilai.dtsi | 194 +++++++++++++++++++++++++++ 2 files changed, 195 insertions(+) create mode 100644 arch/riscv/boot/dts/andes/qilai.dtsi diff --git a/MAINTAINERS b/MAINTAINERS index d1e1b98dfe7b..b974e83c9f10 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -20731,6 +20731,7 @@ S: Maintained F: Documentation/devicetree/bindings/interrupt-controller/andestech,plicsw= .yaml F: Documentation/devicetree/bindings/riscv/andes.yaml F: Documentation/devicetree/bindings/timer/andestech,plmt0.yaml +F: arch/riscv/boot/dts/andes/ =20 RISC-V ARCHITECTURE M: Paul Walmsley diff --git a/arch/riscv/boot/dts/andes/qilai.dtsi b/arch/riscv/boot/dts/and= es/qilai.dtsi new file mode 100644 index 000000000000..7199a88afc9b --- /dev/null +++ b/arch/riscv/boot/dts/andes/qilai.dtsi @@ -0,0 +1,194 @@ +// SPDX-License-Identifier: (GPL-2.0 OR MIT) +/* + * Copyright (C) 2025 Andes Technology Corporation. All rights reserved. + */ + +/dts-v1/; + +#include + +/ { + #address-cells =3D <2>; + #size-cells =3D <2>; + + aliases { + serial0 =3D &uart0; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + timebase-frequency =3D <62500000>; + + cpu0: cpu@0 { + compatible =3D "andestech,ax45mp", "riscv"; + device_type =3D "cpu"; + status =3D "okay"; + reg =3D <0>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", + "zicntr", "zicsr", "zifencei", + "zihpm", "xandespmu"; + mmu-type =3D "riscv,sv39"; + clock-frequency =3D <100000000>; + i-cache-size =3D <0x8000>; + i-cache-sets =3D <256>; + i-cache-line-size =3D <64>; + d-cache-size =3D <0x8000>; + d-cache-sets =3D <128>; + d-cache-line-size =3D <64>; + next-level-cache =3D <&l2_cache>; + + cpu0_intc: interrupt-controller { + compatible =3D "andestech,cpu-intc", "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu1: cpu@1 { + compatible =3D "andestech,ax45mp", "riscv"; + device_type =3D "cpu"; + status =3D "okay"; + reg =3D <1>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", + "zicntr", "zicsr", "zifencei", + "zihpm", "xandespmu"; + mmu-type =3D "riscv,sv39"; + clock-frequency =3D <100000000>; + i-cache-size =3D <0x8000>; + i-cache-sets =3D <256>; + i-cache-line-size =3D <64>; + d-cache-size =3D <0x8000>; + d-cache-sets =3D <128>; + d-cache-line-size =3D <64>; + next-level-cache =3D <&l2_cache>; + + cpu1_intc: interrupt-controller { + compatible =3D "andestech,cpu-intc", "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu2: cpu@2 { + compatible =3D "andestech,ax45mp", "riscv"; + device_type =3D "cpu"; + status =3D "okay"; + reg =3D <2>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", + "zicntr", "zicsr", "zifencei", + "zihpm", "xandespmu"; + mmu-type =3D "riscv,sv39"; + clock-frequency =3D <100000000>; + i-cache-size =3D <0x8000>; + i-cache-sets =3D <256>; + i-cache-line-size =3D <64>; + d-cache-size =3D <0x8000>; + d-cache-sets =3D <128>; + d-cache-line-size =3D <64>; + next-level-cache =3D <&l2_cache>; + + cpu2_intc: interrupt-controller { + compatible =3D "andestech,cpu-intc", "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + + cpu3: cpu@3 { + compatible =3D "andestech,ax45mp", "riscv"; + device_type =3D "cpu"; + status =3D "okay"; + reg =3D <3>; + riscv,isa-base =3D "rv64i"; + riscv,isa-extensions =3D "i", "m", "a", "f", "d", "c", + "zicntr", "zicsr", "zifencei", + "zihpm", "xandespmu"; + mmu-type =3D "riscv,sv39"; + clock-frequency =3D <100000000>; + i-cache-size =3D <0x8000>; + i-cache-sets =3D <256>; + i-cache-line-size =3D <64>; + d-cache-size =3D <0x8000>; + d-cache-sets =3D <128>; + d-cache-line-size =3D <64>; + next-level-cache =3D <&l2_cache>; + + cpu3_intc: interrupt-controller { + compatible =3D "andestech,cpu-intc", "riscv,cpu-intc"; + #interrupt-cells =3D <1>; + interrupt-controller; + }; + }; + }; + + memory@400000000 { + device_type =3D "memory"; + reg =3D <0x4 0x00000000 0x4 0x00000000>; + }; + + soc { + #address-cells =3D <2>; + #size-cells =3D <2>; + compatible =3D "simple-bus"; + ranges; + + plic: interrupt-controller@2000000 { + compatible =3D "andestech,qilai-plic", "andestech,nceplic100"; + #address-cells =3D <0>; + #interrupt-cells =3D <2>; + interrupt-controller; + reg =3D <0x0 0x2000000 0x0 0x2000000>; + interrupts-extended =3D <&cpu0_intc 11>, <&cpu0_intc 9>, + <&cpu1_intc 11>, <&cpu1_intc 9>, + <&cpu2_intc 11>, <&cpu2_intc 9>, + <&cpu3_intc 11>, <&cpu3_intc 9>; + riscv,ndev =3D <71>; + }; + + plic_sw: interrupt-controller@400000 { + compatible =3D "andestech,qilai-plicsw", "andestech,plicsw"; + reg =3D <0x0 0x400000 0x0 0x400000>; + interrupts-extended =3D <&cpu0_intc 3>, + <&cpu1_intc 3>, + <&cpu2_intc 3>, + <&cpu3_intc 3>; + }; + + plmt: timer@100000 { + compatible =3D "andestech,qilai-aclint-mtimer", "andestech,plmt0"; + reg =3D <0x0 0x100000 0x0 0x100000>; + interrupts-extended =3D <&cpu0_intc 7>, + <&cpu1_intc 7>, + <&cpu2_intc 7>, + <&cpu3_intc 7>; + }; + + l2_cache: cache-controller@200000 { + compatible =3D "andestech,ax45mp-cache", "cache"; + reg =3D <0x0 0x200000 0x0 0x100000>; + interrupts =3D <16 IRQ_TYPE_LEVEL_HIGH>; + interrupt-parent =3D <&plic>; + cache-line-size =3D <64>; + cache-level =3D <2>; + cache-sets =3D <2048>; + cache-size =3D <0x200000>; + cache-unified; + }; + + uart0: serial@30300000 { + compatible =3D "andestech,uart16550", "ns16550a"; + reg =3D <0x0 0x30300000 0x0 0x100000>; + interrupts =3D <9 IRQ_TYPE_LEVEL_HIGH>; + clock-frequency =3D <50000000>; + reg-offset =3D <32>; + reg-shift =3D <2>; + reg-io-width =3D <4>; + no-loopback-test; + interrupt-parent =3D <&plic>; + }; + }; +}; --=20 2.34.1 From nobody Sun Feb 8 05:23:20 2026 Received: from Atcsqr.andestech.com (60-248-80-70.hinet-ip.hinet.net [60.248.80.70]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D75E523AE8B for ; Mon, 7 Apr 2025 11:13:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.248.80.70 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024428; cv=none; b=t2YeGUpoFQgc9YoAqr5USoKZJrXNyLbWN3yXbgE14qJ72lF8n7cdpzBxumQS8HoPBsKe6caN61eYmvptnl+lQ8ntCpmK3fnfAofIGcLqFSoKz3cmoVTCb0S4jfyoeXwq1t2A50BjfcrIm6ncPojrrOSeoGUxsj3znyM87LhunCo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024428; c=relaxed/simple; bh=cYb9/uuqSnbzeKQC3UO+hsZEDnQUi2qrhCFnEqMSvB4=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=TPclpVOxAjFhiPaFE7icnnIutBQVLLBrokDkprwvvr+uahtQlK2phSVaHLbQkQjbnVf2MQOPVep6NVAq3n5QquLPe4H+GqQD8HqESjFih26CXaIvx1C5HnI4X3u+cGXeKjg6SxwXFdbAKP6yh/5nGqKEVa6p/gpIpx8TCjP4vFA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com; spf=pass smtp.mailfrom=andestech.com; arc=none smtp.client-ip=60.248.80.70 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=andestech.com Received: from Atcsqr.andestech.com (localhost [127.0.0.2] (may be forged)) by Atcsqr.andestech.com with ESMTP id 537AoZlw002317 for ; Mon, 7 Apr 2025 18:50:35 +0800 (+08) (envelope-from ben717@andestech.com) Received: from mail.andestech.com (ATCPCS31.andestech.com [10.0.1.89]) by Atcsqr.andestech.com with ESMTPS id 537Ano1C001641 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 7 Apr 2025 18:49:50 +0800 (+08) (envelope-from ben717@andestech.com) Received: from swlinux02.andestech.com (10.0.15.183) by ATCPCS31.andestech.com (10.0.1.89) with Microsoft SMTP Server id 14.3.498.0; Mon, 7 Apr 2025 18:49:50 +0800 From: Ben Zong-You Xie To: , , CC: , , , , , , , , , , , "Ben Zong-You Xie" Subject: [PATCH 8/9] riscv: dts: andes: add Voyager board device tree Date: Mon, 7 Apr 2025 18:49:36 +0800 Message-ID: <20250407104937.315783-9-ben717@andestech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250407104937.315783-1-ben717@andestech.com> References: <20250407104937.315783-1-ben717@andestech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-DKIM-Results: atcpcs31.andestech.com; dkim=none; X-DNSRBL: X-SPAM-SOURCE-CHECK: pass X-MAIL: Atcsqr.andestech.com 537AoZlw002317 Content-Type: text/plain; charset="utf-8" Introduce the device tree support for Voyager development board. Currently only support booting into console with only uart, other features will be added later. Signed-off-by: Ben Zong-You Xie --- arch/riscv/boot/dts/Makefile | 1 + arch/riscv/boot/dts/andes/Makefile | 2 ++ arch/riscv/boot/dts/andes/qilai-voyager.dts | 19 +++++++++++++++++++ 3 files changed, 22 insertions(+) create mode 100644 arch/riscv/boot/dts/andes/Makefile create mode 100644 arch/riscv/boot/dts/andes/qilai-voyager.dts diff --git a/arch/riscv/boot/dts/Makefile b/arch/riscv/boot/dts/Makefile index 64a898da9aee..3b99e91efa25 100644 --- a/arch/riscv/boot/dts/Makefile +++ b/arch/riscv/boot/dts/Makefile @@ -1,5 +1,6 @@ # SPDX-License-Identifier: GPL-2.0 subdir-y +=3D allwinner +subdir-y +=3D andes subdir-y +=3D canaan subdir-y +=3D microchip subdir-y +=3D renesas diff --git a/arch/riscv/boot/dts/andes/Makefile b/arch/riscv/boot/dts/andes= /Makefile new file mode 100644 index 000000000000..c833e041c220 --- /dev/null +++ b/arch/riscv/boot/dts/andes/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_ARCH_ANDES) +=3D qilai-voyager.dtb \ No newline at end of file diff --git a/arch/riscv/boot/dts/andes/qilai-voyager.dts b/arch/riscv/boot/= dts/andes/qilai-voyager.dts new file mode 100644 index 000000000000..469025b0efc4 --- /dev/null +++ b/arch/riscv/boot/dts/andes/qilai-voyager.dts @@ -0,0 +1,19 @@ +// SPDX-License-Identifier: GPL-2.0 OR MIT +/* + * Copyright (C) 2025 Andes Technology Corporation. All rights reserved. + */ + +#include "qilai.dtsi" + +/ { + model =3D "Voyager"; + compatible =3D "andestech,voyager", "andestech,qilai"; + + chosen { + stdout-path =3D "serial0:115200n8"; + }; +}; + +&uart0 { + status =3D "okay"; +}; --=20 2.34.1 From nobody Sun Feb 8 05:23:20 2026 Received: from Atcsqr.andestech.com (60-248-80-70.hinet-ip.hinet.net [60.248.80.70]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 67BB923AE7E for ; Mon, 7 Apr 2025 11:14:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=60.248.80.70 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024455; cv=none; b=ng5cvI5jXfMAo+7q+tX1elbb8uNPkg1WMZ3aqbQDihKK+npKMc3sjlMhi4Ig0VlwBLPLw/EDdvCrQobPemndU9hzijsGRAk1k8vQ2u6SERBbqa6u6ai8mPWxNGIMB0hI+RRFQ5sEzftbuXU1ad/uVdeADNcaa0/QSoUMiah5Jfc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744024455; c=relaxed/simple; bh=nxPi9T3EXWqZYmDVN8QEWijkMjFoh2dboTMCqplynUs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=NPw6DDREhBQ3wkhIc9qOwlXxlwldkM19WakvAv1tMjmzmjP3cVZkAd7lCtMDaDjhhAsszOCPTjgXtkO2sBA6R4i9aJS/A14h4/vOkijuuzVdkjD7Ky9rG4n/3YkJ7p4m354oBGQExTXuSfVy9jdFJ22NZgDZZov+jL7M3dcaTEA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com; spf=pass smtp.mailfrom=andestech.com; arc=none smtp.client-ip=60.248.80.70 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=andestech.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=andestech.com Received: from Atcsqr.andestech.com (localhost [127.0.0.2] (may be forged)) by Atcsqr.andestech.com with ESMTP id 537AoeEO002434 for ; Mon, 7 Apr 2025 18:50:40 +0800 (+08) (envelope-from ben717@andestech.com) Received: from mail.andestech.com (ATCPCS31.andestech.com [10.0.1.89]) by Atcsqr.andestech.com with ESMTPS id 537Anp3F001688 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 7 Apr 2025 18:49:51 +0800 (+08) (envelope-from ben717@andestech.com) Received: from swlinux02.andestech.com (10.0.15.183) by ATCPCS31.andestech.com (10.0.1.89) with Microsoft SMTP Server id 14.3.498.0; Mon, 7 Apr 2025 18:49:51 +0800 From: Ben Zong-You Xie To: , , CC: , , , , , , , , , , , "Ben Zong-You Xie" Subject: [PATCH 9/9] riscv: defconfig: enable Andes SoC Date: Mon, 7 Apr 2025 18:49:37 +0800 Message-ID: <20250407104937.315783-10-ben717@andestech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250407104937.315783-1-ben717@andestech.com> References: <20250407104937.315783-1-ben717@andestech.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-DKIM-Results: atcpcs31.andestech.com; dkim=none; X-DNSRBL: X-SPAM-SOURCE-CHECK: pass X-MAIL: Atcsqr.andestech.com 537AoeEO002434 Content-Type: text/plain; charset="utf-8" Enable Andes SoC config in defconfig to allow the default upstream kernel to boot on Voyager board. Signed-off-by: Ben Zong-You Xie --- arch/riscv/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig index 3c8e16d71e17..c9214635fb2f 100644 --- a/arch/riscv/configs/defconfig +++ b/arch/riscv/configs/defconfig @@ -25,6 +25,7 @@ CONFIG_BLK_DEV_INITRD=3Dy CONFIG_EXPERT=3Dy # CONFIG_SYSFS_SYSCALL is not set CONFIG_PROFILING=3Dy +CONFIG_ARCH_ANDES=3Dy CONFIG_ARCH_MICROCHIP=3Dy CONFIG_ARCH_SIFIVE=3Dy CONFIG_ARCH_SOPHGO=3Dy --=20 2.34.1