From nobody Wed Dec 17 00:05:02 2025 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DCE7322A7EA for ; Mon, 7 Apr 2025 07:18:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744010298; cv=none; b=Z3s96Jqu6p2PklVpq+fuaiuwSlFRkK2bUK7femr7G9KW/PCJ4c9sUzS9PeOZtujINjGQMFvlmq4+BdnYZMfuj1SmxLy5bmoMRkgRn/NC1m6zct2xzeIN+WF0LjVIs4bPEvWxDsQnZJhp4ZIKsDo833qbPepClT+O2JMqU1gGJX0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744010298; c=relaxed/simple; bh=zj5ug8ovlw9ZHzpl55Bg/sdI8fliJrYCQ7ucoIA4J1g=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Mj2FZ19guMgvEIvl6JZVkUcb/+2/mWsuyGUrEM/6UmKRPMCHzztwrj25kZBkbKlJG04GY52Q5ctoq0wQx5FqXJjVREpYLIcm5jMDM890Qegv7JY8gZAlElpqq1uFCqXkEmqu12H3lipnzCTBuicgBoz2ICo9DmPeu3nh4oDeSQ8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=bgdev.pl; spf=none smtp.mailfrom=bgdev.pl; dkim=pass (2048-bit key) header.d=bgdev-pl.20230601.gappssmtp.com header.i=@bgdev-pl.20230601.gappssmtp.com header.b=YkbkOu9+; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=bgdev.pl Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=bgdev.pl Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=bgdev-pl.20230601.gappssmtp.com header.i=@bgdev-pl.20230601.gappssmtp.com header.b="YkbkOu9+" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-43cfba466b2so39797665e9.3 for ; Mon, 07 Apr 2025 00:18:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bgdev-pl.20230601.gappssmtp.com; s=20230601; t=1744010295; x=1744615095; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=xERYxzCdXFfBQqpEHcpUJZIcd8NycAIVtZHrNbldPXo=; b=YkbkOu9+gUfz5sHPnxvAqEDd2ngzGo0eV4eP2LA0aBXhzE5oL2ByezBTbJnksq2WeE g1bfMjo962y0OuOSYZjUkcV6r3gLIiYCtp12qgo1oStqTQ4l/BAboJH06FFWpYv6r4Gz 5wJJBJHITpCOQvkzvKsQSYZ4mYTP3T9hZ7YYb85YfYIO5pdKLuA+B/blL9F3lDm2J8G2 vOqk7HgUhZ6h+v0TzHrKRQcUsO8T1l/KvGWr08nfLgsXCusxgwmTO7Canc7iqjg86vMi AfQ8QImmaUcZTyVFnYat5vHal/Vx5DmDNjYijDm3aD8Rl4qo2VIHiw6vbXVVHMjj8KzP 51oA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744010295; x=1744615095; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=xERYxzCdXFfBQqpEHcpUJZIcd8NycAIVtZHrNbldPXo=; b=WJI2EPL70kR1xvaq8z+F3GCyHpCkTv2I7ctOYLiN8gBnfmQoiN5AYG+hprIwJmjqxS XKUht/qAf8mt5Z6jCDTrUM36DyVvSANiAGq3uG541cjQxFTnFoXFTpXko4BxiDJ+GBE+ t6wr+UNuufTAFUYYo3+PtZ6tAk6f5/Jrn+/h8Qcu6/dQepgeuFjdUwhnM6KbbVHBcwFc KFTM3pL5uFp6r/aou70DgODxvdIGLzy5RmcJR9XqVhAbbVaYchcGWcJ5fgCuR+MDlo7u SMslyFEt7uuMMg+9Id/XTgif8+n7yp0pu0nBGFk9UZ/DNLcteaXUxxrV+VngLpVEEw0v 8Jvw== X-Forwarded-Encrypted: i=1; AJvYcCW3Y20f1Uek6/LoX2bM6A1MFK/P7rPVYZR1q3UzUPiB+zGbq2I/Qe0MBmdAuISkt9jfP47SmBcsi4ep/iM=@vger.kernel.org X-Gm-Message-State: AOJu0YyUp0u7t3zRfTEBSeB7pNkAun33sOGQx6hqedkghNZoZnyNT7ZM UKyAhkdJfTZhBMWDakRYOqIBkf+LxGnNk6TXPm4DbWuX++Ep1+P/gg65upLuOrsxbtvYYsQ6g8r neVk= X-Gm-Gg: ASbGncuHZZ5GKzu4mroimL8Q25xeEbhNUt+aCYqlHIAHX2zqmQWr2sPTmdkcuI0cysx S9+30UuWPsLhGbrjmhEjYAAsr6jjFp3d22JOpDecGa4MXErqbpCaztaVAiTZ0ha/9jpqhIrCH0Z lRrdeEXg9kHWW9F6GxAxJSslkXTF1aIeaZ5oWFWxm/yvADlKVwYpNBNRrBt7NtBWoASMNKCYfK2 HCTAJ+zXyBLc/0GbH6vMrs0dv4SqGyHbyvcrI6jRjO8GTJYI21HTlNVtfxP8n0VMEolMRuA0P/J /d98sU/q57FUNLnHmVclC/alylYyjFuBD3KKYA== X-Google-Smtp-Source: AGHT+IFtRwblBwIEchtvA8k1duTNZwKxIZCvCCS+rybE1gUfbu8eZ5wc9Hm4N7OETrLYq1shI7lMyg== X-Received: by 2002:a05:600c:848d:b0:43c:f969:13c0 with SMTP id 5b1f17b1804b1-43ecfa1874emr97612425e9.29.1744010295108; Mon, 07 Apr 2025 00:18:15 -0700 (PDT) Received: from [127.0.1.1] ([2a01:cb1d:dc:7e00:8c64:734d:705a:39a7]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43ec1630f21sm125224455e9.8.2025.04.07.00.18.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 00:18:14 -0700 (PDT) From: Bartosz Golaszewski Date: Mon, 07 Apr 2025 09:18:10 +0200 Subject: [PATCH 2/7] iio: dac: ad5592r: use lock guards Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250407-gpiochip-set-rv-iio-v1-2-8431b003a145@linaro.org> References: <20250407-gpiochip-set-rv-iio-v1-0-8431b003a145@linaro.org> In-Reply-To: <20250407-gpiochip-set-rv-iio-v1-0-8431b003a145@linaro.org> To: Lars-Peter Clausen , Michael Hennerich , Jonathan Cameron , Linus Walleij , Bartosz Golaszewski , Cosmin Tanislav Cc: linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Bartosz Golaszewski X-Mailer: b4 0.14.1 X-Developer-Signature: v=1; a=openpgp-sha256; l=8324; i=bartosz.golaszewski@linaro.org; h=from:subject:message-id; bh=2uyDg2/H9YP2L1NNh1G5LpCHDDV8ztorbvs/2/ecsX4=; b=owEBbQKS/ZANAwAKARGnLqAUcddyAcsmYgBn83wy4EKKAN4IT+1wGpxG8/g59bpkVKrkrSsHo anjZ3dgIoWJAjMEAAEKAB0WIQQWnetsC8PEYBPSx58Rpy6gFHHXcgUCZ/N8MgAKCRARpy6gFHHX cuASEACJFjDu9M7qv5gdKRWtmCsVlBsr60Jlm4BBEqONkXR+siD7+/XLoWtl+eUmVN/0u5mOJ0L tMapa/tA2lJVSR5Z0e5onE37TIgk9IB7rMDr7uv2LS9x9HQnbqN8okLJKDe8MSivhJZjo8G76+v C7wsxYInkHGAwxLu9OWXqTqbRQtpdpTxOExpy4i8QA73SfdXaRnQgMimfqHY/Jx6DhTnhfuQPAP YmJyc2uaQ4ijREHovqMKjbDJhqD4RY8OepQoKYxYhvqTSDj4YtVr/HHUXjQZlC9gdcVVPHnKiRZ 52i07IKFULK6d70Sj/kQ2zsNS5OT8QGfDIjlopJ9D8oaywhllmndXQiO7TgJqNmuPbR7wXbxhMg Td1XCvwqp4FD2EixWUMpjR1fPa5CBE/aCKxj/j/9s/KOOerZtL+ugv5rUnAnldwShHhByP/PgeD VztS6VfQDe6+DVlsaQz4n3oP02o/dRyXVyTOtRtnpbMYG9L0sn4/zznjp0NZM8/xdPVwF0hTP+Y DcS3YTzB3Ksd9zrjSySZy/MJbJTzvYgbviQFWMKz14I1wvM7ccoEfhQlXaoX1AOY/hbUm0UJrpt jtDvJvAPY+vfEpPcW8m+vOFN7QmodINivWh6vRER80kWoP3ngF3LDeuigtOvDIe8ZNi/qSPqykm lzm3OLjDsqXOVpw== X-Developer-Key: i=bartosz.golaszewski@linaro.org; a=openpgp; fpr=169DEB6C0BC3C46013D2C79F11A72EA01471D772 From: Bartosz Golaszewski Use lock guards from linux/cleanup.h to simplify the code and remove some labels. Note that we need to initialize some variables even though it's not technically required as scoped_guards() are implemented as for loops. Signed-off-by: Bartosz Golaszewski --- drivers/iio/dac/ad5592r-base.c | 119 ++++++++++++++++---------------------= ---- 1 file changed, 47 insertions(+), 72 deletions(-) diff --git a/drivers/iio/dac/ad5592r-base.c b/drivers/iio/dac/ad5592r-base.c index fe4c35689d4d..bbe3b52c6a12 100644 --- a/drivers/iio/dac/ad5592r-base.c +++ b/drivers/iio/dac/ad5592r-base.c @@ -7,6 +7,7 @@ */ =20 #include +#include #include #include #include @@ -24,16 +25,14 @@ static int ad5592r_gpio_get(struct gpio_chip *chip, uns= igned offset) { struct ad5592r_state *st =3D gpiochip_get_data(chip); int ret =3D 0; - u8 val; + u8 val =3D 0; =20 - mutex_lock(&st->gpio_lock); - - if (st->gpio_out & BIT(offset)) - val =3D st->gpio_val; - else - ret =3D st->ops->gpio_read(st, &val); - - mutex_unlock(&st->gpio_lock); + scoped_guard(mutex, &st->gpio_lock) { + if (st->gpio_out & BIT(offset)) + val =3D st->gpio_val; + else + ret =3D st->ops->gpio_read(st, &val); + } =20 if (ret < 0) return ret; @@ -45,7 +44,7 @@ static void ad5592r_gpio_set(struct gpio_chip *chip, unsi= gned offset, int value) { struct ad5592r_state *st =3D gpiochip_get_data(chip); =20 - mutex_lock(&st->gpio_lock); + guard(mutex)(&st->gpio_lock); =20 if (value) st->gpio_val |=3D BIT(offset); @@ -53,8 +52,6 @@ static void ad5592r_gpio_set(struct gpio_chip *chip, unsi= gned offset, int value) st->gpio_val &=3D ~BIT(offset); =20 st->ops->reg_write(st, AD5592R_REG_GPIO_SET, st->gpio_val); - - mutex_unlock(&st->gpio_lock); } =20 static int ad5592r_gpio_direction_input(struct gpio_chip *chip, unsigned o= ffset) @@ -62,21 +59,16 @@ static int ad5592r_gpio_direction_input(struct gpio_chi= p *chip, unsigned offset) struct ad5592r_state *st =3D gpiochip_get_data(chip); int ret; =20 - mutex_lock(&st->gpio_lock); + guard(mutex)(&st->gpio_lock); =20 st->gpio_out &=3D ~BIT(offset); st->gpio_in |=3D BIT(offset); =20 ret =3D st->ops->reg_write(st, AD5592R_REG_GPIO_OUT_EN, st->gpio_out); if (ret < 0) - goto err_unlock; + return ret; =20 - ret =3D st->ops->reg_write(st, AD5592R_REG_GPIO_IN_EN, st->gpio_in); - -err_unlock: - mutex_unlock(&st->gpio_lock); - - return ret; + return st->ops->reg_write(st, AD5592R_REG_GPIO_IN_EN, st->gpio_in); } =20 static int ad5592r_gpio_direction_output(struct gpio_chip *chip, @@ -85,7 +77,7 @@ static int ad5592r_gpio_direction_output(struct gpio_chip= *chip, struct ad5592r_state *st =3D gpiochip_get_data(chip); int ret; =20 - mutex_lock(&st->gpio_lock); + guard(mutex)(&st->gpio_lock); =20 if (value) st->gpio_val |=3D BIT(offset); @@ -97,18 +89,13 @@ static int ad5592r_gpio_direction_output(struct gpio_ch= ip *chip, =20 ret =3D st->ops->reg_write(st, AD5592R_REG_GPIO_SET, st->gpio_val); if (ret < 0) - goto err_unlock; + return ret; =20 ret =3D st->ops->reg_write(st, AD5592R_REG_GPIO_OUT_EN, st->gpio_out); if (ret < 0) - goto err_unlock; + return ret; =20 - ret =3D st->ops->reg_write(st, AD5592R_REG_GPIO_IN_EN, st->gpio_in); - -err_unlock: - mutex_unlock(&st->gpio_lock); - - return ret; + return st->ops->reg_write(st, AD5592R_REG_GPIO_IN_EN, st->gpio_in); } =20 static int ad5592r_gpio_request(struct gpio_chip *chip, unsigned offset) @@ -171,10 +158,9 @@ static int ad5592r_reset(struct ad5592r_state *st) udelay(1); gpiod_set_value(gpio, 1); } else { - mutex_lock(&st->lock); - /* Writing this magic value resets the device */ - st->ops->reg_write(st, AD5592R_REG_RESET, 0xdac); - mutex_unlock(&st->lock); + scoped_guard(mutex, &st->lock) + /* Writing this magic value resets the device */ + st->ops->reg_write(st, AD5592R_REG_RESET, 0xdac); } =20 udelay(250); @@ -249,45 +235,43 @@ static int ad5592r_set_channel_modes(struct ad5592r_s= tate *st) } } =20 - mutex_lock(&st->lock); + guard(mutex)(&st->lock); =20 /* Pull down unused pins to GND */ ret =3D ops->reg_write(st, AD5592R_REG_PULLDOWN, pulldown); if (ret) - goto err_unlock; + return ret; =20 ret =3D ops->reg_write(st, AD5592R_REG_TRISTATE, tristate); if (ret) - goto err_unlock; + return ret; =20 /* Configure pins that we use */ ret =3D ops->reg_write(st, AD5592R_REG_DAC_EN, dac); if (ret) - goto err_unlock; + return ret; =20 ret =3D ops->reg_write(st, AD5592R_REG_ADC_EN, adc); if (ret) - goto err_unlock; + return ret; =20 ret =3D ops->reg_write(st, AD5592R_REG_GPIO_SET, st->gpio_val); if (ret) - goto err_unlock; + return ret; =20 ret =3D ops->reg_write(st, AD5592R_REG_GPIO_OUT_EN, st->gpio_out); if (ret) - goto err_unlock; + return ret; =20 ret =3D ops->reg_write(st, AD5592R_REG_GPIO_IN_EN, st->gpio_in); if (ret) - goto err_unlock; + return ret; =20 /* Verify that we can read back at least one register */ ret =3D ops->reg_read(st, AD5592R_REG_ADC_EN, &read_back); if (!ret && (read_back & 0xff) !=3D adc) ret =3D -EIO; =20 -err_unlock: - mutex_unlock(&st->lock); return ret; } =20 @@ -316,11 +300,10 @@ static int ad5592r_write_raw(struct iio_dev *iio_dev, if (!chan->output) return -EINVAL; =20 - mutex_lock(&st->lock); + guard(mutex)(&st->lock); ret =3D st->ops->write_dac(st, chan->channel, val); if (!ret) st->cached_dac[chan->channel] =3D val; - mutex_unlock(&st->lock); return ret; case IIO_CHAN_INFO_SCALE: if (chan->type =3D=3D IIO_VOLTAGE) { @@ -335,7 +318,7 @@ static int ad5592r_write_raw(struct iio_dev *iio_dev, else return -EINVAL; =20 - mutex_lock(&st->lock); + guard(mutex)(&st->lock); =20 ret =3D st->ops->reg_read(st, AD5592R_REG_CTRL, &st->cached_gp_ctrl); @@ -360,11 +343,8 @@ static int ad5592r_write_raw(struct iio_dev *iio_dev, ~AD5592R_REG_CTRL_ADC_RANGE; } =20 - ret =3D st->ops->reg_write(st, AD5592R_REG_CTRL, - st->cached_gp_ctrl); - mutex_unlock(&st->lock); - - return ret; + return st->ops->reg_write(st, AD5592R_REG_CTRL, + st->cached_gp_ctrl); } break; default: @@ -379,15 +359,15 @@ static int ad5592r_read_raw(struct iio_dev *iio_dev, int *val, int *val2, long m) { struct ad5592r_state *st =3D iio_priv(iio_dev); - u16 read_val; - int ret, mult; + u16 read_val =3D 0; + int ret =3D 0, mult =3D 0; =20 switch (m) { case IIO_CHAN_INFO_RAW: if (!chan->output) { - mutex_lock(&st->lock); - ret =3D st->ops->read_adc(st, chan->channel, &read_val); - mutex_unlock(&st->lock); + scoped_guard(mutex, &st->lock) + ret =3D st->ops->read_adc(st, chan->channel, + &read_val); if (ret) return ret; =20 @@ -400,9 +380,8 @@ static int ad5592r_read_raw(struct iio_dev *iio_dev, read_val &=3D GENMASK(11, 0); =20 } else { - mutex_lock(&st->lock); - read_val =3D st->cached_dac[chan->channel]; - mutex_unlock(&st->lock); + scoped_guard(mutex, &st->lock) + read_val =3D st->cached_dac[chan->channel]; } =20 dev_dbg(st->dev, "Channel %u read: 0x%04hX\n", @@ -420,16 +399,14 @@ static int ad5592r_read_raw(struct iio_dev *iio_dev, return IIO_VAL_INT_PLUS_NANO; } =20 - mutex_lock(&st->lock); - - if (chan->output) - mult =3D !!(st->cached_gp_ctrl & - AD5592R_REG_CTRL_DAC_RANGE); - else - mult =3D !!(st->cached_gp_ctrl & - AD5592R_REG_CTRL_ADC_RANGE); - - mutex_unlock(&st->lock); + scoped_guard(mutex, &st->lock) { + if (chan->output) + mult =3D !!(st->cached_gp_ctrl & + AD5592R_REG_CTRL_DAC_RANGE); + else + mult =3D !!(st->cached_gp_ctrl & + AD5592R_REG_CTRL_ADC_RANGE); + } =20 *val *=3D ++mult; =20 @@ -439,15 +416,13 @@ static int ad5592r_read_raw(struct iio_dev *iio_dev, case IIO_CHAN_INFO_OFFSET: ret =3D ad5592r_get_vref(st); =20 - mutex_lock(&st->lock); + guard(mutex)(&st->lock); =20 if (st->cached_gp_ctrl & AD5592R_REG_CTRL_ADC_RANGE) *val =3D (-34365 * 25) / ret; else *val =3D (-75365 * 25) / ret; =20 - mutex_unlock(&st->lock); - return IIO_VAL_INT; default: return -EINVAL; --=20 2.45.2