From nobody Mon Feb 9 20:47:45 2026 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6DF191DE4E1 for ; Fri, 4 Apr 2025 12:40:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743770416; cv=none; b=iH6vD1IoaWFKHatRm0k7siRYnrOQ/+PCOEUpIs614QKgvsUSyHucI4iwnELJDVH//oRj4W6oDvlqwI/jMtDqXYhOBoqOpHybP88yMsFANj1JkTaaEbzqW9yU5svm7zDYtrX3oPGlezY/kEAkiHQx5uTLHqGVjR949Q80cfEuNuo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743770416; c=relaxed/simple; bh=mp8cJLgoOUlOQe5pHPhCKpMgDHHkEU6HvefJQt9GYSA=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=Vvop47thcBBi4RL3cLr0SaI8STRyjdPaMWhZfO8eKiWCGhUxYJUXu7thnRZBbp32xIQDdYXQNjrNNGdf4/ZsdjGrCGNnKkQ9XLOvh4BAl9/X2YzOvPqIwESnzfwtJMgQ3E+54y4NZhShXEhqpp1feZuy224+Gbfa4HdU6KQLpmY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=SI4iODPo; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="SI4iODPo" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-3913290f754so222687f8f.1 for ; Fri, 04 Apr 2025 05:40:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743770412; x=1744375212; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=BNkwiRggtXL8RMSGB6OjJXFLVErNHtUr3angEyuAVQ0=; b=SI4iODPoDhNz4qOyR+bFnwLqp+MzE7aFdGPzd/n4BtwaKktgy6kTSInQpVziNOVFJ8 hk3eMVBygcgayBCPFYgGRK2GKJi41pzTC0K6t/JpQ3jOclD/9ZqgfwWgspCUQmqOpELi CZ3sJsWamR6+etd50oy951Rdvuh2xCiq125Dfq4f+O0ksCTMyaSQ85zBv2LyGs966zAi FdiA6oZMIG1fzXhQIaYtvdmR3Ozt90/rCj+NRq9r6IAkwldXoahCCLN1I96a/+fc7pjh JbzKnbJFM2sFwm20I0keNnW8sc6e86GADigBEnuHJW+23oIjdll4UbtHqb3NmL2o8OL0 4Dsg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743770412; x=1744375212; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=BNkwiRggtXL8RMSGB6OjJXFLVErNHtUr3angEyuAVQ0=; b=dLeI5hl+pylAjj/7fjhdduo/b//OFm3yb43czoC+wAKqJU0FvFflg1nMsZGLlHhxTj XTcunCNLX2KJ4oHS6SuN+HLTjbAkOjZZNwmFcHHMKsepG0ot3p/HySrYF34y267zZr+W gbdVMbFdSeQszHxHWhqumJYik3kyUM89O7Qz4FHo+Wsqomc+qAM73Rsw1BgNrq80yvLn wgdmdRa5SiDnU7ZTlsMNJWLqVl2f4VMhJXuhqnuILx4xGVqqKwZylgHB6+bict22nHtB kHeSfhzSPq2aDcKAnoItlxWAT58yZ2zbRunCl+k8C+5Q3kcYh0SQtQHwHrdkH4mYCQnw 2b1g== X-Forwarded-Encrypted: i=1; AJvYcCUd+186xynyoM9RkGsu1AJbN8kiIsMMDw7FixHoeRt4uCRngWByfNv9c14ett/mwqeAcmfeulavrR3k3O4=@vger.kernel.org X-Gm-Message-State: AOJu0YzofZR4HSvyKWvzvWGlM9h47SfupCfxjfRbZiCXFhthoIMXy/oG V1Z32V384VOEasXb/QNUSGQOEx3pQu8421P7YFiA7vduaIvmltkAhQUS45O3Dpo= X-Gm-Gg: ASbGnct+oYPW/3sfVlsaHID3tvROAifTDpqn2JhxdmTYF0S5BVXINmr2396NXtmVB5P WFsC+EPs7JkjH2EHOnmgBv25P5bKIAp2DCbarCjD+vTH7xNdzEYVCQT4T9vUnJdJx+18HEX1X4D xSeC2PKHLap9Ms4ZyBR9lZ1vFVgO0AP+mZMOuW7MZkIjOoTxnk6GmbLQdT7JbdA5paT/9yUjvJy bve1DkYTMLxkLZs3rYS9hQD6GNTEV9ZaXF4MIXDbzCChkTT8yvg7j+bfcQ/J234CdSOXcbRzpBV pEC37lXnn8eAhByzl33+CGwdKJYhuIT+h3blpBOfwxgvu7sOrezODg== X-Google-Smtp-Source: AGHT+IEURi10IoT1+Q2AT0oaalmPLIi4DcXVocxxasvzE9bMjolz2JujxAXVP42nSP6DxQsuxh8uoA== X-Received: by 2002:a5d:64c7:0:b0:39c:1258:17d7 with SMTP id ffacd0b85a97d-39cba94bb2bmr906076f8f.16.1743770412643; Fri, 04 Apr 2025 05:40:12 -0700 (PDT) Received: from shite.. ([178.197.198.86]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm4316476f8f.12.2025.04.04.05.40.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 04 Apr 2025 05:40:12 -0700 (PDT) From: Krzysztof Kozlowski To: "Rafael J. Wysocki" , Viresh Kumar , linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH] cpufreq: Do not enable by default during compile testing Date: Fri, 4 Apr 2025 14:40:06 +0200 Message-ID: <20250404124006.362723-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.45.2 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Enabling the compile test should not cause automatic enabling of all drivers. Signed-off-by: Krzysztof Kozlowski --- drivers/cpufreq/Kconfig.arm | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/drivers/cpufreq/Kconfig.arm b/drivers/cpufreq/Kconfig.arm index 4f9cb943d945..d4d625ded285 100644 --- a/drivers/cpufreq/Kconfig.arm +++ b/drivers/cpufreq/Kconfig.arm @@ -76,7 +76,7 @@ config ARM_VEXPRESS_SPC_CPUFREQ config ARM_BRCMSTB_AVS_CPUFREQ tristate "Broadcom STB AVS CPUfreq driver" depends on (ARCH_BRCMSTB && !ARM_SCMI_CPUFREQ) || COMPILE_TEST - default y + default ARCH_BRCMSTB help Some Broadcom STB SoCs use a co-processor running proprietary firmware ("AVS") to handle voltage and frequency scaling. This driver provides @@ -181,7 +181,7 @@ config ARM_RASPBERRYPI_CPUFREQ config ARM_S3C64XX_CPUFREQ bool "Samsung S3C64XX" depends on CPU_S3C6410 || COMPILE_TEST - default y + default CPU_S3C6410 help This adds the CPUFreq driver for Samsung S3C6410 SoC. =20 @@ -190,7 +190,7 @@ config ARM_S3C64XX_CPUFREQ config ARM_S5PV210_CPUFREQ bool "Samsung S5PV210 and S5PC110" depends on CPU_S5PV210 || COMPILE_TEST - default y + default CPU_S5PV210 help This adds the CPUFreq driver for Samsung S5PV210 and S5PC110 SoCs. @@ -214,7 +214,7 @@ config ARM_SCMI_CPUFREQ config ARM_SPEAR_CPUFREQ bool "SPEAr CPUFreq support" depends on PLAT_SPEAR || COMPILE_TEST - default y + default PLAT_SPEAR help This adds the CPUFreq driver support for SPEAr SOCs. =20 @@ -233,7 +233,7 @@ config ARM_TEGRA20_CPUFREQ tristate "Tegra20/30 CPUFreq support" depends on ARCH_TEGRA || COMPILE_TEST depends on CPUFREQ_DT - default y + default ARCH_TEGRA help This adds the CPUFreq driver support for Tegra20/30 SOCs. =20 @@ -241,7 +241,7 @@ config ARM_TEGRA124_CPUFREQ bool "Tegra124 CPUFreq support" depends on ARCH_TEGRA || COMPILE_TEST depends on CPUFREQ_DT - default y + default ARCH_TEGRA help This adds the CPUFreq driver support for Tegra124 SOCs. =20 @@ -256,14 +256,14 @@ config ARM_TEGRA194_CPUFREQ tristate "Tegra194 CPUFreq support" depends on ARCH_TEGRA_194_SOC || ARCH_TEGRA_234_SOC || (64BIT && COMPILE_= TEST) depends on TEGRA_BPMP - default y + default ARCH_TEGRA help This adds CPU frequency driver support for Tegra194 SOCs. =20 config ARM_TI_CPUFREQ bool "Texas Instruments CPUFreq support" depends on ARCH_OMAP2PLUS || ARCH_K3 || COMPILE_TEST - default y + default ARCH_OMAP2PLUS || ARCH_K3 help This driver enables valid OPPs on the running platform based on values contained within the SoC in use. Enable this in order to --=20 2.45.2