From nobody Thu Apr 10 23:18:43 2025 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5E5DE24E00D; Thu, 3 Apr 2025 13:47:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743688051; cv=none; b=nfqHEoupG5KzzZGlOOWSdN/eeLuzfdsY8FKRjBVS/rCcAG98JJNWpvR04YN4vQ4tlo/Wh1z/Fno6JI1EKSNWNojtoJYNp6AqtEkO+7kz8aoDnf/b3jnNa+zio9dOvQaO3MblHKglnizj+6a8qjXQszrOo7GbOZkBU8GRzPUUGTo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743688051; c=relaxed/simple; bh=1Ht9xkywU/8GvEA+YH9pogbDuXfoBJPYqG9Jddynecc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Mtv3hmhDlb2bRmQMCXrjN+P+oMUv9xU9HxB/UFrl6eZMSzEyTTQka89d5vNeYlHXQvyh0t39tTXtpnpYMg6THI9L2h7VBPKTYujJqOdKm37aLM0ZxG9L51o2VKq6dw9BG2SFwRPmxeA8f+PmQnNy53/EM8ePml93Nd/RjFzwQNc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=LBEvt/ST; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="LBEvt/ST" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5339rwZY027242; Thu, 3 Apr 2025 13:46:57 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=yDWm8LPQ/gS c32viTyJ03QHutCa4wrTV4Fgf/rumgrE=; b=LBEvt/STyDgNtYFAAGSEVZxDm8J N7qu578XUl9JUObERtaHkhEUb28Jtbue1oRDfTBvH3Utn4LoRSIGfhTNLsaVAlkY PB+PL0mx+TKg6d0+zJJRvdMgc9nS/C95jS4V4OJVkBNyg1XQL3zLLFTFVxnDjXLl aATU6QAdtDgJtAa3AFLCUnAertSHyILqFv5WMLNqodiZItFOiJnF9ytpOuoSX5kI e8+79cGogziJER7EXrgXoZd/sXSh4fmiznElD2y/2FHYHBIMZChWcHKrigsA2xah gPeWmAb+5OsXnUd02ZIhhOZ2/wclCVV0abrJO+ywt9IV10wxXq7necDjfGA== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 45rxapvtch-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 03 Apr 2025 13:46:56 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 533Dkr2u020597; Thu, 3 Apr 2025 13:46:53 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 45p9xmx9kj-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 03 Apr 2025 13:46:53 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 533DkrBR020591; Thu, 3 Apr 2025 13:46:53 GMT Received: from hu-maiyas-hyd.qualcomm.com (hu-msavaliy-hyd.qualcomm.com [10.213.110.207]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 533Dkq4F020589 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 03 Apr 2025 13:46:53 +0000 Received: by hu-maiyas-hyd.qualcomm.com (Postfix, from userid 429934) id 585582484F; Thu, 3 Apr 2025 19:16:52 +0530 (+0530) From: Mukesh Kumar Savaliya To: alexandre.belloni@bootlin.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, jarkko.nikula@linux.intel.com, linux-i3c@lists.infradead.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: andersson@kernel.org, konradybcio@kernel.org, Mukesh Kumar Savaliya Subject: [PATCH v3 1/3] dt-bindings: i3c: Add support for Qualcomm I3C controller Date: Thu, 3 Apr 2025 19:16:42 +0530 Message-Id: <20250403134644.3935983-2-quic_msavaliy@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250403134644.3935983-1-quic_msavaliy@quicinc.com> References: <20250403134644.3935983-1-quic_msavaliy@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Authority-Analysis: v=2.4 cv=Vbj3PEp9 c=1 sm=1 tr=0 ts=67ee9150 cx=c_pps a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=XR8D0OoHHMoA:10 a=gEfo2CItAAAA:8 a=COk6AnOGAAAA:8 a=a4gNajxLRnOSRrId0dEA:9 a=sptkURWiP4Gy88Gu7hUp:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: _ihdKW0sMwy2k-KoC0_o3m1Fj7ty5bBI X-Proofpoint-GUID: _ihdKW0sMwy2k-KoC0_o3m1Fj7ty5bBI X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1095,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-04-03_06,2025-04-02_03,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 adultscore=3 suspectscore=0 clxscore=1015 mlxscore=0 phishscore=0 bulkscore=0 priorityscore=1501 spamscore=0 lowpriorityscore=0 mlxlogscore=999 impostorscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2504030062 Content-Type: text/plain; charset="utf-8" Add device tree bindings for the Qualcomm I3C controller. This includes the necessary documentation and properties required to describe the hardware in the device tree. Signed-off-by: Mukesh Kumar Savaliya --- .../bindings/i3c/qcom,geni-i3c.yaml | 63 +++++++++++++++++++ 1 file changed, 63 insertions(+) create mode 100644 Documentation/devicetree/bindings/i3c/qcom,geni-i3c.yaml diff --git a/Documentation/devicetree/bindings/i3c/qcom,geni-i3c.yaml b/Doc= umentation/devicetree/bindings/i3c/qcom,geni-i3c.yaml new file mode 100644 index 000000000000..25f0d92204d9 --- /dev/null +++ b/Documentation/devicetree/bindings/i3c/qcom,geni-i3c.yaml @@ -0,0 +1,63 @@ +# SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/i3c/qcom,geni-i3c.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Geni based QUP I3C Controller + +maintainers: + - Mukesh Kumar Savaliya + +description: + I3C in master mode supports up to 12.5MHz, SDR mode data transfer in mix= ed + bus mode (I2C and I3C target devices on same i3c bus). It also supports + hotjoin, IBI mechanism. + + I3C Controller nodes must be child of GENI based Qualcomm Universal + Peripharal. Please refer GENI based QUP wrapper controller node bindings + described in Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yam= l. + +allOf: + - $ref: i3c.yaml# + +properties: + compatible: + - qcom,geni-i3c + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + clock-names: + const: se + + interrupts: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - interrupts + +unevaluatedProperties: false + +examples: + - | + #include + #include + + i3c@884000 { + compatible =3D "qcom,geni-i3c"; + reg =3D <0x00884000 0x4000>; + clocks =3D <&gcc GCC_QUPV3_WRAP2_S1_CLK>; + clock-names =3D "se"; + interrupts =3D ; + #address-cells =3D <3>; + #size-cells =3D <0>; + }; +... --=20 2.25.1 From nobody Thu Apr 10 23:18:43 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3D99E1EA91; Thu, 3 Apr 2025 13:47:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743688049; cv=none; b=Y3qHEEPDtgfznU9U2E1nccm7H032fFN6aLKvJpqGaWvgLd1JshWiFQcmCzbE9hi205LAYcZiAdSgKAP9ujoTu8D1NuOQW6x8uSYeDdBNNw+lylN+SlrBi+1coKOnesOlz9l5a/MncKalE80CG+Rt+RYzBDT5XMQZ4A+/aaTzNzY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743688049; c=relaxed/simple; bh=ijNuEzsrdXfD6rnjSkAJs5jA2N/T6sh8P/4awbRaQhk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=d7w26fGd7Kr48T7nuzLfU8YJT3NVNNCAZxNDWryzV65V4wxd6UmRat49Q9vCbz23OcTwrOuZ3bcWhC3MsOR1f0nYnPMlC4HIUvlA8csR3JQaFdYIdaf2gFylQzXWNerqkCq7aMoOFXbQiTr7vHTlp+1gey4rbf/BTZ5WPVJPcuE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=jd94+sOn; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="jd94+sOn" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5339sK0O008681; Thu, 3 Apr 2025 13:46:59 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=wHHr4+syfHe zdyj5dsmuCTMOERgvgyyNeED8p/c5qIs=; b=jd94+sOnGZ3b2d/wR+waGLV47TD BGPqWBAG6SzcrCAPfUA7JsuyptGnOqG9GxdwQBDX23jgict46By4kk2TziMHsx2P vbsUwMiEUgXM370XbO1Af6tfIc79YS1Yejm/wGFrDMAaDHGbZerJ5vTN+AMTU1cS uKB6cljhdS9h/L2Bw1FioKFV5EkCFKXUmNINsQ6cfFxpy4dpGHO8WH0YGPdUZtUH 5yakbL/I/hOvUqso/n2kkTRuEoJd3bMMzX8dlwZ1M0S1iixnK4CDX2QcG9wJkz8v YJEnNm7x4KX8OSb0g1HsDzDulDQ+w7CO0W86odkvIqegUlrLWWlCpfHjGnA== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 45rxbf4sr5-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 03 Apr 2025 13:46:58 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 533Dkr2v020597; Thu, 3 Apr 2025 13:46:54 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 45p9xmx9ku-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 03 Apr 2025 13:46:54 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 533DksRk020609; Thu, 3 Apr 2025 13:46:54 GMT Received: from hu-maiyas-hyd.qualcomm.com (hu-msavaliy-hyd.qualcomm.com [10.213.110.207]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 533DkssH020608 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 03 Apr 2025 13:46:54 +0000 Received: by hu-maiyas-hyd.qualcomm.com (Postfix, from userid 429934) id AC5F52484F; Thu, 3 Apr 2025 19:16:53 +0530 (+0530) From: Mukesh Kumar Savaliya To: alexandre.belloni@bootlin.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, jarkko.nikula@linux.intel.com, linux-i3c@lists.infradead.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: andersson@kernel.org, konradybcio@kernel.org, Mukesh Kumar Savaliya Subject: [PATCH v3 2/3] i3c: master: Add Qualcomm I3C controller driver Date: Thu, 3 Apr 2025 19:16:43 +0530 Message-Id: <20250403134644.3935983-3-quic_msavaliy@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250403134644.3935983-1-quic_msavaliy@quicinc.com> References: <20250403134644.3935983-1-quic_msavaliy@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: tyL6IwnPS8Gq2bio_bhFJWSk87KzyVOm X-Proofpoint-ORIG-GUID: tyL6IwnPS8Gq2bio_bhFJWSk87KzyVOm X-Authority-Analysis: v=2.4 cv=F/5XdrhN c=1 sm=1 tr=0 ts=67ee9152 cx=c_pps a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=XR8D0OoHHMoA:10 a=COk6AnOGAAAA:8 a=piG0lH4i0z9kpbO4wSIA:9 a=RVmHIydaz68A:10 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1095,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-04-03_06,2025-04-02_03,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 suspectscore=0 lowpriorityscore=0 mlxlogscore=999 phishscore=0 priorityscore=1501 mlxscore=0 spamscore=0 bulkscore=0 clxscore=1015 adultscore=0 impostorscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2504030062 Content-Type: text/plain; charset="utf-8" Add support for the Qualcomm I3C controller driver, which implements I3C master functionality as defined in the MIPI Alliance Specification for I3C, Version 1.0. This driver supports master role in SDR mode. Unlike some other I3C master controllers, this implementation does not support In-Band Interrupts (IBI) and Hot-join requests. Signed-off-by: Mukesh Kumar Savaliya --- drivers/i3c/master/Kconfig | 13 + drivers/i3c/master/Makefile | 1 + drivers/i3c/master/i3c-qcom-geni.c | 1099 ++++++++++++++++++++++++++++ 3 files changed, 1113 insertions(+) create mode 100644 drivers/i3c/master/i3c-qcom-geni.c diff --git a/drivers/i3c/master/Kconfig b/drivers/i3c/master/Kconfig index 77da199c7413..30b768df94c9 100644 --- a/drivers/i3c/master/Kconfig +++ b/drivers/i3c/master/Kconfig @@ -44,6 +44,19 @@ config SVC_I3C_MASTER help Support for Silvaco I3C Dual-Role Master Controller. =20 +config I3C_QCOM_GENI + tristate "Qualcomm Technologies Inc.'s I3C controller driver" + depends on I3C + depends on QCOM_GENI_SE + help + This driver supports QUPV3 GENI based I3C controller in master + mode on the Qualcomm Technologies Inc.s SoCs. If you say yes to + this option, support will be included for the built-in I3C interface + on the Qualcomm Technologies Inc.s SoCs. + + This driver can also be built as a module. If so, the module + will be called i3c-qcom-geni. + config MIPI_I3C_HCI tristate "MIPI I3C Host Controller Interface driver (EXPERIMENTAL)" depends on I3C diff --git a/drivers/i3c/master/Makefile b/drivers/i3c/master/Makefile index 3e97960160bc..bc11eecd4692 100644 --- a/drivers/i3c/master/Makefile +++ b/drivers/i3c/master/Makefile @@ -4,3 +4,4 @@ obj-$(CONFIG_DW_I3C_MASTER) +=3D dw-i3c-master.o obj-$(CONFIG_AST2600_I3C_MASTER) +=3D ast2600-i3c-master.o obj-$(CONFIG_SVC_I3C_MASTER) +=3D svc-i3c-master.o obj-$(CONFIG_MIPI_I3C_HCI) +=3D mipi-i3c-hci/ +obj-$(CONFIG_I3C_QCOM_GENI) +=3D i3c-qcom-geni.o diff --git a/drivers/i3c/master/i3c-qcom-geni.c b/drivers/i3c/master/i3c-qc= om-geni.c new file mode 100644 index 000000000000..e36c7084e056 --- /dev/null +++ b/drivers/i3c/master/i3c-qcom-geni.c @@ -0,0 +1,1099 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2025 Qualcomm Innovation Center, Inc. All rights reserved. + * + * Author: Mukesh Kumar Savaliya + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define SE_I3C_SCL_HIGH 0x268 +#define SE_I3C_TX_TRANS_LEN 0x26C +#define SE_I3C_RX_TRANS_LEN 0x270 +#define SE_I3C_DELAY_COUNTER 0x274 +#define SE_I2C_SCL_COUNTERS 0x278 +#define SE_I3C_SCL_CYCLE 0x27C +#define SE_GENI_HW_IRQ_EN 0x920 +#define SE_GENI_HW_IRQ_IGNORE_ON_ACTIVE 0x924 +#define SE_GENI_HW_IRQ_CMD_PARAM_0 0x930 + +/* HW I3C IBI interrupt enable */ +#define M_IBI_IRQ_EN BIT(0) + +/* M_IBI_IRQ_IGNORE */ +#define M_IBI_IRQ_IGNORE BIT(0) + +/* SE_GENI_M_CLK_CFG field shifts */ +#define CLK_DIV_VALUE_MASK GENMASK(23, 4) +#define SER_CLK_EN BIT(0) + +/* SE_GENI_HW_IRQ_CMD_PARAM_0 field bits */ +#define M_IBI_IRQ_PARAM_7E BIT(0) +#define M_IBI_IRQ_PARAM_STOP_STALL BIT(1) +/* SE_I2C_SCL_COUNTERS field shifts */ +#define I2C_SCL_HIGH_COUNTER_MASK GENMASK(29, 20) +#define I2C_SCL_LOW_COUNTER_MASK GENMASK(19, 10) +#define I2C_SCL_CYCLE_COUNTER_MASK GENMASK(9, 0) + +#define SE_I3C_ERR (M_CMD_OVERRUN_EN | M_ILLEGAL_CMD_EN | M_CMD_FAILURE_E= N |\ + M_CMD_ABORT_EN | M_GP_IRQ_0_EN | M_GP_IRQ_1_EN | M_GP_IRQ_2_EN | \ + M_GP_IRQ_3_EN | M_GP_IRQ_4_EN) + +/* M_CMD OP codes for I2C/I3C */ +#define I3C_READ_IBI_HW 0 +#define I2C_WRITE 1 +#define I2C_READ 2 +#define I2C_WRITE_READ 3 +#define I2C_ADDR_ONLY 4 +#define I3C_INBAND_RESET 5 +#define I2C_BUS_CLEAR 6 +#define I2C_STOP_ON_BUS 7 +#define I3C_HDR_DDR_EXIT 8 +#define I3C_PRIVATE_WRITE 9 +#define I3C_PRIVATE_READ 10 +#define I3C_HDR_DDR_WRITE 11 +#define I3C_HDR_DDR_READ 12 +#define I3C_DIRECT_CCC_ADDR_ONLY 13 +#define I3C_BCAST_CCC_ADDR_ONLY 14 +#define I3C_READ_IBI 15 +#define I3C_BCAST_CCC_WRITE 16 +#define I3C_DIRECT_CCC_WRITE 17 +#define I3C_DIRECT_CCC_READ 18 + +/* M_CMD params for I3C */ +#define PRE_CMD_DELAY BIT(0) +#define TIMESTAMP_BEFORE BIT(1) +#define STOP_STRETCH BIT(2) +#define TIMESTAMP_AFTER BIT(3) +#define POST_COMMAND_DELAY BIT(4) +#define IGNORE_ADD_NACK BIT(6) +#define READ_FINISHED_WITH_ACK BIT(7) +#define CONTINUOUS_MODE_DAA BIT(8) + +#define SLAVE_ADDR_MASK GENMASK(15, 9) +#define SLV_ADDR_SHFT 9 + +#define CCC_HDR_CMD_MSK GENMASK(23, 16) +#define CCC_HDR_CMD_SHFT 16 +#define IBI_NACK_TBL_CTRL BIT(24) +#define USE_7E BIT(25) +#define BYPASS_ADDR_PHASE BIT(26) + +/* GSI callback error fields - DMA_TX_IRQ_STAT */ +#define GP_IRQ0 BIT(5) +#define GP_IRQ1 BIT(6) +#define GP_IRQ2 BIT(7) +#define GP_IRQ3 BIT(8) +#define GP_IRQ4 BIT(9) +#define GP_IRQ5 BIT(10) +#define DM_I3C_CB_ERR GENMASK(10, 5) + +#define I3C_AUTO_SUSPEND_DELAY 250 +#define KHZ(freq) (1000 * (freq)) +#define PACKING_BYTES_PW 4 +#define XFER_TIMEOUT 250 +#define DFS_INDEX_MAX 7 + +#define I3C_ADDR_MASK 0x7f + +enum geni_i3c_err_code { + RD_TERM, + NACK, + CRC_ERR, + BUS_PROTO, + NACK_7E, + NACK_IBI, + GENI_OVERRUN, + GENI_ILLEGAL_CMD, + GENI_ABORT_DONE, + GENI_TIMEOUT, +}; + +enum i3c_bus_phase { + OPEN_DRAIN_MODE =3D 0, + PUSH_PULL_MODE =3D 1 +}; + +struct geni_i3c_dev { + struct geni_se se; + unsigned int tx_wm; + int irq; + int err; + struct i3c_master_controller ctrlr; + struct completion done; + /* Protects per device CCC command or transfer from get_mutex_lock()/unlo= ck() wrapper */ + struct mutex lock; + /* Per device protection between process and IRQ context */ + spinlock_t irq_lock; + u32 clk_src_freq; + u8 *cur_buf; + bool cur_is_write; + int cur_len; + int cur_idx; + DECLARE_BITMAP(newaddrslots, 64); + + const struct geni_i3c_clk_settings *clk_cfg; + const struct geni_i3c_clk_settings *clk_od_cfg; +}; + +struct geni_i3c_i2c_dev_data { + u32 ibi_keeping; /* Plan to save IBI information, keep as dummy for now = */ +}; + +struct geni_i3c_xfer_params { + enum geni_se_xfer_mode mode; + u32 m_cmd; + u32 m_param; +}; + +static inline struct geni_i3c_dev *to_geni_i3c_master(struct i3c_master_co= ntroller + *master) +{ + return container_of(master, struct geni_i3c_dev, ctrlr); +} + +struct geni_i3c_clk_settings { + u32 clk_freq_out; + u32 clk_src_freq; + u8 clk_div; + u8 i2c_t_high_cnt; + u8 i2c_t_low_cnt; + u8 i3c_t_high_cnt; + u8 i3c_t_cycle_cnt; + u8 i2c_t_cycle_cnt; +}; + +/* + * Hardware uses the underlying formula to calculate time periods of + * SCL clock cycle. Firmware uses some additional cycles excluded from the + * below formula and it is confirmed that the time periods are within + * specification limits. + * + * time of high period of I2C SCL: + * i2c_t_high =3D (i2c_t_high_cnt * clk_div) / source_clock + * time of low period of I2C SCL: + * i2c_t_low =3D (i2c_t_low_cnt * clk_div) / source_clock + * time of full period of I2C SCL: + * i2c_t_cycle =3D (i2c_t_cycle_cnt * clk_div) / source_clock + * time of high period of I3C SCL: + * i3c_t_high =3D (i3c_t_high_cnt * clk_div) / source_clock + * time of full period of I3C SCL: + * i3c_t_cycle =3D (i3c_t_cycle_cnt * clk_div) / source_clock + * clk_freq_out =3D t / t_cycle + */ +static const struct geni_i3c_clk_settings geni_i3c_clk_map[] =3D { +/* op-freq, src-freq, div, i2c_high, i2c_low, i3c_high, i3c_cyc i2c_cy= c */ + { KHZ(100), KHZ(19200), 1, 76, 90, 7, 8, 192}, + { KHZ(400), KHZ(19200), 1, 12, 24, 7, 8, 48}, + { KHZ(1000), KHZ(19200), 1, 4, 9, 7, 0, 19}, + { KHZ(12500), KHZ(100000), 1, 45, 63, 6, 7, 110}, +}; + +static int geni_i3c_clk_map_idx(struct geni_i3c_dev *gi3c) +{ + const struct geni_i3c_clk_settings *clk_idx =3D geni_i3c_clk_map; + struct i3c_master_controller *m =3D &gi3c->ctrlr; + struct i3c_bus *bus =3D i3c_master_get_bus(m); + int i; + + for (i =3D 0; i < ARRAY_SIZE(geni_i3c_clk_map); i++, clk_idx++) { + if ((!bus || clk_idx->clk_freq_out =3D=3D bus->scl_rate.i3c) && + clk_idx->clk_src_freq =3D=3D gi3c->clk_src_freq) { + gi3c->clk_cfg =3D clk_idx; + } + + if (clk_idx->clk_freq_out =3D=3D bus->scl_rate.i2c) + gi3c->clk_od_cfg =3D clk_idx; + } + + if (!gi3c->clk_cfg || !gi3c->clk_od_cfg) + return -EINVAL; + + return 0; +} + +static void set_new_addr_slot(unsigned long *addrslot, u8 addr) +{ + if (addr > I3C_ADDR_MASK) + return; + + set_bit(addr, addrslot); +} + +static void clear_new_addr_slot(unsigned long *addrslot, u8 addr) +{ + if (addr > I3C_ADDR_MASK) + return; + + clear_bit(addr, addrslot); +} + +static bool is_new_addr_slot_set(unsigned long *addrslot, u8 addr) +{ + if (addr > I3C_ADDR_MASK) + return false; + + return test_bit(addr, addrslot); +} + +static void qcom_geni_i3c_conf(struct geni_i3c_dev *gi3c, enum i3c_bus_pha= se bus_phase) +{ + const struct geni_i3c_clk_settings *clk_idx =3D gi3c->clk_cfg; + unsigned long freq; + u32 val, dfs_idx; + int ret; + + if (bus_phase =3D=3D OPEN_DRAIN_MODE) + clk_idx =3D gi3c->clk_od_cfg; + + ret =3D geni_se_clk_freq_match(&gi3c->se, clk_idx->clk_src_freq, + &dfs_idx, &freq, false); + if (ret) + dfs_idx =3D 0; + + writel_relaxed(dfs_idx, gi3c->se.base + SE_GENI_CLK_SEL); + + val =3D FIELD_PREP(CLK_DIV_VALUE_MASK, clk_idx->clk_div); + val |=3D SER_CLK_EN; + writel_relaxed(val, gi3c->se.base + GENI_SER_M_CLK_CFG); + + val =3D FIELD_PREP(I2C_SCL_HIGH_COUNTER_MASK, clk_idx->i2c_t_high_cnt); + val |=3D FIELD_PREP(I2C_SCL_LOW_COUNTER_MASK, clk_idx->i2c_t_low_cnt); + val |=3D FIELD_PREP(I2C_SCL_CYCLE_COUNTER_MASK, clk_idx->i2c_t_cycle_cnt); + writel_relaxed(val, gi3c->se.base + SE_I2C_SCL_COUNTERS); + + writel_relaxed(clk_idx->i3c_t_cycle_cnt, gi3c->se.base + SE_I3C_SCL_CYCLE= ); + writel_relaxed(clk_idx->i3c_t_high_cnt, gi3c->se.base + SE_I3C_SCL_HIGH); + + writel_relaxed(M_IBI_IRQ_IGNORE, gi3c->se.base + SE_GENI_HW_IRQ_IGNORE_ON= _ACTIVE); + + val =3D M_IBI_IRQ_PARAM_STOP_STALL | M_IBI_IRQ_PARAM_7E; + writel_relaxed(val, gi3c->se.base + SE_GENI_HW_IRQ_CMD_PARAM_0); + + writel_relaxed(M_IBI_IRQ_EN, gi3c->se.base + SE_GENI_HW_IRQ_EN); +} + +static void geni_i3c_handle_err(struct geni_i3c_dev *gi3c, u32 status) +{ + dev_dbg(gi3c->se.dev, "len:%d, %s\n", + gi3c->cur_len, gi3c->cur_is_write ? "write" : "read"); + + if (status & M_GP_IRQ_0_EN) { + gi3c->err =3D -EINVAL; + dev_dbg(gi3c->se.dev, "%s\n", "I3C slave early read termination"); + } + if (status & M_GP_IRQ_1_EN) { + gi3c->err =3D -ENOTCONN; + dev_dbg(gi3c->se.dev, "%s\n", "NACK: slave unresponsive, check power/res= et"); + } + if (status & M_GP_IRQ_2_EN) { + gi3c->err =3D -EINVAL; + dev_dbg(gi3c->se.dev, "%s\n", "CRC or parity error"); + } + if (status & M_GP_IRQ_3_EN) { + gi3c->err =3D -EPROTO; + dev_dbg(gi3c->se.dev, "%s\n", "Bus proto Error, noisy/unexpected start/s= top"); + } + if (status & M_GP_IRQ_4_EN) { + gi3c->err =3D -EBUSY; + dev_dbg(gi3c->se.dev, "%s\n", "NACK on 7E, unexpected protocol error"); + } + if (status & M_GP_IRQ_5_EN) { + gi3c->err =3D -EINVAL; + dev_dbg(gi3c->se.dev, "%s\n", "NACK on IBI"); + } + if (status & M_CMD_OVERRUN_EN) { + gi3c->err =3D -EIO; + dev_dbg(gi3c->se.dev, "%s\n", "Cmd overrun, check GENI cmd-state machine= "); + } + if (status & M_ILLEGAL_CMD_EN) { + gi3c->err =3D -EILSEQ; + dev_dbg(gi3c->se.dev, "%s\n", "Illegal cmd, check GENI cmd-state machine= "); + } + if (status & M_CMD_ABORT_EN) { + gi3c->err =3D -ETIMEDOUT; + dev_dbg(gi3c->se.dev, "%s\n", "Abort after timeout successful"); + } + if (status & GENI_TIMEOUT) { + gi3c->err =3D -ETIMEDOUT; + dev_dbg(gi3c->se.dev, "%s\n", "I3C transaction timed out"); + } +} + +static irqreturn_t geni_i3c_irq(int irq, void *dev) +{ + u32 m_stat_mask, dm_tx_st, dm_rx_st, m_stat, rx_st, dma; + struct geni_i3c_dev *gi3c =3D dev; + unsigned long flags; + int j; + + m_stat =3D readl_relaxed(gi3c->se.base + SE_GENI_M_IRQ_STATUS); + m_stat_mask =3D readl_relaxed(gi3c->se.base + SE_GENI_M_IRQ_EN); + rx_st =3D readl_relaxed(gi3c->se.base + SE_GENI_RX_FIFO_STATUS); + dm_tx_st =3D readl_relaxed(gi3c->se.base + SE_DMA_TX_IRQ_STAT); + dm_rx_st =3D readl_relaxed(gi3c->se.base + SE_DMA_RX_IRQ_STAT); + dma =3D readl_relaxed(gi3c->se.base + SE_GENI_DMA_MODE_EN); + + spin_lock_irqsave(&gi3c->irq_lock, flags); + + if (m_stat & SE_I3C_ERR || dm_rx_st & DM_I3C_CB_ERR) { + geni_i3c_handle_err(gi3c, m_stat); + /* Disable the TX Watermark interrupt to stop TX */ + if (!dma) + writel_relaxed(0, gi3c->se.base + SE_GENI_TX_WATERMARK_REG); + goto irqret; + } + + if (dma) { + dev_dbg(gi3c->se.dev, "i3c dma tx:0x%x, dma rx:0x%x\n", dm_tx_st, dm_rx_= st); + goto irqret; + } + + if ((m_stat & + (M_RX_FIFO_WATERMARK_EN | M_RX_FIFO_LAST_EN)) && + !gi3c->cur_is_write && gi3c->cur_buf) { + u32 rxcnt =3D rx_st & RX_FIFO_WC_MSK; + + for (j =3D 0; j < rxcnt; j++) { + u32 val; + int p =3D 0; + + val =3D readl_relaxed(gi3c->se.base + SE_GENI_RX_FIFOn); + while (gi3c->cur_idx < gi3c->cur_len && p < sizeof(val)) { + gi3c->cur_buf[gi3c->cur_idx++] =3D val & 0xff; + val >>=3D 8; + p++; + } + if (gi3c->cur_idx =3D=3D gi3c->cur_len) + break; + } + } else if (m_stat & M_TX_FIFO_WATERMARK_EN && + gi3c->cur_is_write && gi3c->cur_buf) { + for (j =3D 0; j < gi3c->tx_wm; j++) { + u32 temp; + u32 val =3D 0; + int p =3D 0; + + while (gi3c->cur_idx < gi3c->cur_len && p < sizeof(val)) { + temp =3D gi3c->cur_buf[gi3c->cur_idx++]; + val |=3D temp << (p * 8); + p++; + } + + writel_relaxed(val, gi3c->se.base + SE_GENI_TX_FIFOn); + if (gi3c->cur_idx =3D=3D gi3c->cur_len) { + writel_relaxed(0, gi3c->se.base + SE_GENI_TX_WATERMARK_REG); + break; + } + } + } + +irqret: + if (m_stat) + writel_relaxed(m_stat, gi3c->se.base + SE_GENI_M_IRQ_CLEAR); + + if (dma) { + if (dm_tx_st) + writel_relaxed(dm_tx_st, gi3c->se.base + SE_DMA_TX_IRQ_CLR); + if (dm_rx_st) + writel_relaxed(dm_rx_st, gi3c->se.base + SE_DMA_RX_IRQ_CLR); + } + + /* if this is err with done-bit not set, handle that through timeout. */ + if (m_stat & M_CMD_DONE_EN || m_stat & M_CMD_ABORT_EN) { + writel_relaxed(0, gi3c->se.base + SE_GENI_TX_WATERMARK_REG); + complete(&gi3c->done); + } else if (dm_tx_st & TX_DMA_DONE || dm_rx_st & RX_DMA_DONE || + dm_rx_st & RX_RESET_DONE) { + complete(&gi3c->done); + } + + spin_unlock_irqrestore(&gi3c->irq_lock, flags); + return IRQ_HANDLED; +} + +static int i3c_geni_runtime_get_mutex_lock(struct geni_i3c_dev *gi3c) +{ + int ret; + + mutex_lock(&gi3c->lock); + reinit_completion(&gi3c->done); + ret =3D pm_runtime_get_sync(gi3c->se.dev); + if (ret < 0) { + dev_err(gi3c->se.dev, "error turning on SE resources:%d\n", ret); + pm_runtime_put_noidle(gi3c->se.dev); + /* Set device in suspended since resume failed */ + pm_runtime_set_suspended(gi3c->se.dev); + mutex_unlock(&gi3c->lock); + return ret; + } + + return 0; +} + +static void i3c_geni_runtime_put_mutex_unlock(struct geni_i3c_dev *gi3c) +{ + pm_runtime_mark_last_busy(gi3c->se.dev); + pm_runtime_put_autosuspend(gi3c->se.dev); + mutex_unlock(&gi3c->lock); +} + +static void geni_i3c_abort_xfer(struct geni_i3c_dev *gi3c) +{ + unsigned long time_remaining; + unsigned long flags; + + reinit_completion(&gi3c->done); + spin_lock_irqsave(&gi3c->irq_lock, flags); + geni_i3c_handle_err(gi3c, GENI_TIMEOUT); + geni_se_abort_m_cmd(&gi3c->se); + spin_unlock_irqrestore(&gi3c->irq_lock, flags); + time_remaining =3D wait_for_completion_timeout(&gi3c->done, XFER_TIMEOUT); + if (!time_remaining) + dev_err(gi3c->se.dev, "Timeout abort_m_cmd\n"); +} + +static int _i3c_geni_execute_command(struct geni_i3c_dev *gi3c, struct gen= i_i3c_xfer_params *xfer) +{ + bool is_write =3D gi3c->cur_is_write; + dma_addr_t tx_dma =3D 0, rx_dma =3D 0; + unsigned long time_remaining; + u32 len =3D gi3c->cur_len; + int ret; + + geni_se_select_mode(&gi3c->se, xfer->mode); + + gi3c->err =3D 0; + gi3c->cur_idx =3D 0; + + if (!is_write) { + dev_dbg(gi3c->se.dev, "I3C cmd:0x%x param:0x%x READ len:%d\n", + xfer->m_cmd, xfer->m_param, len); + writel_relaxed(len, gi3c->se.base + SE_I3C_RX_TRANS_LEN); + geni_se_setup_m_cmd(&gi3c->se, xfer->m_cmd, xfer->m_param); + if (xfer->mode =3D=3D GENI_SE_DMA) { + ret =3D geni_se_rx_dma_prep(&gi3c->se, gi3c->cur_buf, len, &rx_dma); + if (ret) { + xfer->mode =3D GENI_SE_FIFO; + geni_se_select_mode(&gi3c->se, xfer->mode); + } + } + } else { + dev_dbg(gi3c->se.dev, "I3C cmd:0x%x param:0x%x WRITE len:%d\n", + xfer->m_cmd, xfer->m_param, len); + + writel_relaxed(len, gi3c->se.base + SE_I3C_TX_TRANS_LEN); + geni_se_setup_m_cmd(&gi3c->se, xfer->m_cmd, xfer->m_param); + + if (xfer->mode =3D=3D GENI_SE_DMA) { + ret =3D geni_se_tx_dma_prep(&gi3c->se, gi3c->cur_buf, len, &tx_dma); + if (ret) { + xfer->mode =3D GENI_SE_FIFO; + geni_se_select_mode(&gi3c->se, xfer->mode); + } + } + + if (xfer->mode =3D=3D GENI_SE_FIFO && len > 0) /* Get FIFO IRQ */ + writel_relaxed(1, gi3c->se.base + SE_GENI_TX_WATERMARK_REG); + } + + time_remaining =3D wait_for_completion_timeout(&gi3c->done, XFER_TIMEOUT); + if (!time_remaining) { + unsigned long flags; + + dev_dbg(gi3c->se.dev, "Timeout completing FIFO transfer\n"); + spin_lock_irqsave(&gi3c->irq_lock, flags); + geni_i3c_handle_err(gi3c, GENI_TIMEOUT); + gi3c->cur_buf =3D NULL; + spin_unlock_irqrestore(&gi3c->irq_lock, flags); + geni_i3c_abort_xfer(gi3c); + } + + if (xfer->mode =3D=3D GENI_SE_DMA) { + if (gi3c->err) { + if (is_write) + writel_relaxed(1, gi3c->se.base + SE_DMA_TX_FSM_RST); + else + writel_relaxed(1, gi3c->se.base + SE_DMA_RX_FSM_RST); + + time_remaining =3D wait_for_completion_timeout(&gi3c->done, XFER_TIMEOU= T); + dev_dbg(gi3c->se.dev, "Timeout completing DMA transfer\n"); + } + geni_se_rx_dma_unprep(&gi3c->se, rx_dma, len); + geni_se_tx_dma_unprep(&gi3c->se, tx_dma, len); + } + + ret =3D gi3c->err; + if (gi3c->err) + dev_err(gi3c->se.dev, "I3C transaction error :%d\n", gi3c->err); + + gi3c->cur_buf =3D NULL; + gi3c->err =3D 0; + + return ret; +} + +static int i3c_geni_execute_read_command(struct geni_i3c_dev *gi3c, + struct geni_i3c_xfer_params *xfer, u8 *buf, u32 len) +{ + gi3c->cur_is_write =3D false; + gi3c->cur_buf =3D buf; + gi3c->cur_len =3D len; + return _i3c_geni_execute_command(gi3c, xfer); +} + +static int i3c_geni_execute_write_command(struct geni_i3c_dev *gi3c, + struct geni_i3c_xfer_params *xfer, u8 *buf, u32 len) +{ + gi3c->cur_is_write =3D true; + gi3c->cur_buf =3D buf; + gi3c->cur_len =3D len; + return _i3c_geni_execute_command(gi3c, xfer); +} + +static void geni_i3c_perform_daa(struct geni_i3c_dev *gi3c) +{ + u8 last_dyn_addr =3D 0; + int ret; + + while (1) { + u8 rx_buf[8], tx_buf[8]; + struct geni_i3c_xfer_params xfer =3D { GENI_SE_FIFO }; + struct i3c_device_info info =3D { 0 }; + struct i3c_dev_desc *i3cdev; + bool new_device =3D true; + u64 pid; + u8 bcr, dcr, addr; + + xfer.m_cmd =3D I2C_READ; + xfer.m_param =3D STOP_STRETCH | CONTINUOUS_MODE_DAA | USE_7E; + ret =3D i3c_geni_execute_read_command(gi3c, &xfer, rx_buf, 8); + if (ret) + break; + + dcr =3D rx_buf[7]; + bcr =3D rx_buf[6]; + pid =3D ((u64)rx_buf[0] << 40) | + ((u64)rx_buf[1] << 32) | + ((u64)rx_buf[2] << 24) | + ((u64)rx_buf[3] << 16) | + ((u64)rx_buf[4] << 8) | + ((u64)rx_buf[5]); + + i3c_bus_for_each_i3cdev(&gi3c->ctrlr.bus, i3cdev) { + i3c_device_get_info(i3cdev->dev, &info); + if (pid =3D=3D info.pid && dcr =3D=3D info.dcr && bcr =3D=3D info.bcr) { + new_device =3D false; + addr =3D (info.dyn_addr) ? info.dyn_addr : + info.static_addr; + break; + } + } + + if (new_device) { + ret =3D i3c_master_get_free_addr(&gi3c->ctrlr, last_dyn_addr + 1); + if (ret < 0) + break; + addr =3D (u8)ret; + last_dyn_addr =3D (u8)ret; + set_new_addr_slot(gi3c->newaddrslots, addr); + } + + tx_buf[0] =3D (addr & I3C_ADDR_MASK) << 1; + tx_buf[0] |=3D ~(hweight8(addr & I3C_ADDR_MASK) & 1); + + xfer.m_cmd =3D I2C_WRITE; + xfer.m_param =3D STOP_STRETCH | BYPASS_ADDR_PHASE | USE_7E; + + ret =3D i3c_geni_execute_write_command(gi3c, &xfer, tx_buf, 1); + if (ret) + break; + } +} + +static int geni_i3c_master_send_ccc_cmd(struct i3c_master_controller *m, + struct i3c_ccc_cmd *cmd) +{ + struct geni_i3c_dev *gi3c =3D to_geni_i3c_master(m); + int i, ret; + + if (!(cmd->id & I3C_CCC_DIRECT) && cmd->ndests !=3D 1) + return -EINVAL; + + ret =3D i3c_geni_runtime_get_mutex_lock(gi3c); + if (ret) + return ret; + + qcom_geni_i3c_conf(gi3c, OPEN_DRAIN_MODE); + for (i =3D 0; i < cmd->ndests; i++) { + int stall =3D (i < (cmd->ndests - 1)) || + (cmd->id =3D=3D I3C_CCC_ENTDAA); + struct geni_i3c_xfer_params xfer =3D { GENI_SE_FIFO }; + + xfer.m_param =3D (stall ? STOP_STRETCH : 0); + xfer.m_param |=3D (cmd->id << CCC_HDR_CMD_SHFT); + xfer.m_param |=3D IBI_NACK_TBL_CTRL; + if (cmd->id & I3C_CCC_DIRECT) { + xfer.m_param |=3D FIELD_PREP(SLAVE_ADDR_MASK, cmd->dests[i].addr); + if (cmd->rnw) { + if (i =3D=3D 0) + xfer.m_cmd =3D I3C_DIRECT_CCC_READ; + else + xfer.m_cmd =3D I3C_PRIVATE_READ; + } else { + if (i =3D=3D 0) + xfer.m_cmd =3D + (cmd->dests[i].payload.len > 0) ? + I3C_DIRECT_CCC_WRITE : + I3C_DIRECT_CCC_ADDR_ONLY; + else + xfer.m_cmd =3D I3C_PRIVATE_WRITE; + } + } else { + if (cmd->dests[i].payload.len > 0) + xfer.m_cmd =3D I3C_BCAST_CCC_WRITE; + else + xfer.m_cmd =3D I3C_BCAST_CCC_ADDR_ONLY; + } + + if (i =3D=3D 0) + xfer.m_param |=3D USE_7E; + + if (cmd->rnw) + ret =3D i3c_geni_execute_read_command(gi3c, &xfer, + cmd->dests[i].payload.data, + cmd->dests[i].payload.len); + else + ret =3D i3c_geni_execute_write_command(gi3c, &xfer, + cmd->dests[i].payload.data, + cmd->dests[i].payload.len); + if (ret) + break; + + if (cmd->id =3D=3D I3C_CCC_ENTDAA) + geni_i3c_perform_daa(gi3c); + } + + i3c_geni_runtime_put_mutex_unlock(gi3c); + return ret; +} + +static int geni_i3c_master_priv_xfers(struct i3c_dev_desc *dev, struct i3c= _priv_xfer *xfers, + int nxfers) +{ + struct i3c_master_controller *m =3D i3c_dev_get_master(dev); + struct geni_i3c_dev *gi3c =3D to_geni_i3c_master(m); + bool use_7e =3D false; + int i, ret; + + ret =3D i3c_geni_runtime_get_mutex_lock(gi3c); + if (ret) + return ret; + + qcom_geni_i3c_conf(gi3c, PUSH_PULL_MODE); + + for (i =3D 0; i < nxfers; i++) { + bool stall =3D (i < (nxfers - 1)); + struct geni_i3c_xfer_params xfer =3D { GENI_SE_FIFO }; + + xfer.m_param =3D (stall ? STOP_STRETCH : 0); + xfer.m_param |=3D FIELD_PREP(SLAVE_ADDR_MASK, dev->info.dyn_addr); + xfer.m_param |=3D (use_7e) ? USE_7E : 0; + + /* use_7e =3D true only for last transfer */ + use_7e =3D (i =3D=3D nxfers - 1); + + if (xfers[i].rnw) { + xfer.m_cmd =3D I3C_PRIVATE_READ; + ret =3D i3c_geni_execute_read_command(gi3c, &xfer, (u8 *)xfers[i].data.= in, + xfers[i].len); + } else { + xfer.m_cmd =3D I3C_PRIVATE_WRITE; + ret =3D i3c_geni_execute_write_command(gi3c, &xfer, (u8 *)xfers[i].data= .out, + xfers[i].len); + } + + if (ret) + break; + } + + dev_dbg(gi3c->se.dev, "i3c priv: txn ret:%d\n", ret); + i3c_geni_runtime_put_mutex_unlock(gi3c); + return ret; +} + +static int geni_i3c_master_i2c_xfers(struct i2c_dev_desc *dev, struct i2c_= msg *msgs, int num) +{ + struct i3c_master_controller *m =3D i2c_dev_get_master(dev); + struct geni_i3c_dev *gi3c =3D to_geni_i3c_master(m); + int i, ret; + + ret =3D i3c_geni_runtime_get_mutex_lock(gi3c); + if (ret) + return ret; + + qcom_geni_i3c_conf(gi3c, PUSH_PULL_MODE); + + for (i =3D 0; i < num; i++) { + struct geni_i3c_xfer_params xfer; + + xfer.m_cmd =3D (msgs[i].flags & I2C_M_RD) ? I2C_READ : I2C_WRITE; + xfer.m_param =3D (i < (num - 1)) ? STOP_STRETCH : 0; + xfer.m_param |=3D FIELD_PREP(SLAVE_ADDR_MASK, msgs[i].addr); + xfer.mode =3D msgs[i].len > 32 ? GENI_SE_DMA : GENI_SE_FIFO; + if (msgs[i].flags & I2C_M_RD) + ret =3D i3c_geni_execute_read_command(gi3c, &xfer, msgs[i].buf, msgs[i]= .len); + else + ret =3D i3c_geni_execute_write_command(gi3c, &xfer, msgs[i].buf, msgs[i= ].len); + if (ret) + break; + } + + dev_dbg(gi3c->se.dev, "i2c: txn ret:%d\n", ret); + i3c_geni_runtime_put_mutex_unlock(gi3c); + return ret; +} + +static int geni_i3c_master_attach_i2c_dev(struct i2c_dev_desc *dev) +{ + struct geni_i3c_i2c_dev_data *data; + + data =3D kzalloc(sizeof(*data), GFP_KERNEL); + if (!data) + return -ENOMEM; + + i2c_dev_set_master_data(dev, data); + return 0; +} + +static void geni_i3c_master_detach_i2c_dev(struct i2c_dev_desc *dev) +{ + struct geni_i3c_i2c_dev_data *data =3D i2c_dev_get_master_data(dev); + + i2c_dev_set_master_data(dev, NULL); + kfree(data); +} + +static int geni_i3c_master_attach_i3c_dev(struct i3c_dev_desc *dev) +{ + struct geni_i3c_i2c_dev_data *data; + + data =3D kzalloc(sizeof(*data), GFP_KERNEL); + if (!data) + return -ENOMEM; + + i3c_dev_set_master_data(dev, data); + return 0; +} + +static void geni_i3c_master_detach_i3c_dev(struct i3c_dev_desc *dev) +{ + struct geni_i3c_i2c_dev_data *data =3D i3c_dev_get_master_data(dev); + + i3c_dev_set_master_data(dev, NULL); + kfree(data); +} + +static int geni_i3c_master_do_daa(struct i3c_master_controller *m) +{ + struct geni_i3c_dev *gi3c =3D to_geni_i3c_master(m); + u8 addr; + int ret; + + ret =3D i3c_master_entdaa_locked(m); + if (ret && ret !=3D I3C_ERROR_M2) + return ret; + + for (addr =3D 0; addr <=3D I3C_ADDR_MASK; addr++) { + if (is_new_addr_slot_set(gi3c->newaddrslots, addr)) { + clear_new_addr_slot(gi3c->newaddrslots, addr); + i3c_master_add_i3c_dev_locked(m, addr); + } + } + + return 0; +} + +static int geni_i3c_master_bus_init(struct i3c_master_controller *m) +{ + struct geni_i3c_dev *gi3c =3D to_geni_i3c_master(m); + struct i3c_bus *bus =3D i3c_master_get_bus(m); + struct i3c_device_info info =3D { }; + int ret; + + /* Get an address for the master. */ + ret =3D i3c_master_get_free_addr(m, 0); + if (ret < 0) + dev_err(gi3c->se.dev, "%s: error No free addr:%d\n", __func__, ret); + + info.dyn_addr =3D ret; + info.dcr =3D I3C_DCR_GENERIC_DEVICE; + info.bcr =3D I3C_BCR_I3C_MASTER | I3C_BCR_HDR_CAP; + info.pid =3D 0; + + ret =3D geni_i3c_clk_map_idx(gi3c); + if (ret) + dev_err(gi3c->se.dev, + "Invalid clk frequency %d Hz src for %ld Hz bus: %d\n", + gi3c->clk_src_freq, bus->scl_rate.i3c, ret); + + ret =3D i3c_geni_runtime_get_mutex_lock(gi3c); + if (ret) + return ret; + + qcom_geni_i3c_conf(gi3c, OPEN_DRAIN_MODE); + + ret =3D i3c_master_set_info(&gi3c->ctrlr, &info); + i3c_geni_runtime_put_mutex_unlock(gi3c); + return ret; +} + +static bool geni_i3c_master_supports_ccc_cmd(struct i3c_master_controller = *m, + const struct i3c_ccc_cmd *cmd) +{ + switch (cmd->id) { + case I3C_CCC_ENEC(true): + fallthrough; + case I3C_CCC_ENEC(false): + fallthrough; + case I3C_CCC_DISEC(true): + fallthrough; + case I3C_CCC_DISEC(false): + fallthrough; + case I3C_CCC_ENTAS(0, true): + fallthrough; + case I3C_CCC_ENTAS(0, false): + fallthrough; + case I3C_CCC_RSTDAA(true): + fallthrough; + case I3C_CCC_RSTDAA(false): + fallthrough; + case I3C_CCC_ENTDAA: + fallthrough; + case I3C_CCC_SETMWL(true): + fallthrough; + case I3C_CCC_SETMWL(false): + fallthrough; + case I3C_CCC_SETMRL(true): + fallthrough; + case I3C_CCC_SETMRL(false): + fallthrough; + case I3C_CCC_DEFSLVS: + fallthrough; + case I3C_CCC_SETDASA: + fallthrough; + case I3C_CCC_SETNEWDA: + fallthrough; + case I3C_CCC_GETMWL: + fallthrough; + case I3C_CCC_GETMRL: + fallthrough; + case I3C_CCC_GETPID: + fallthrough; + case I3C_CCC_GETBCR: + fallthrough; + case I3C_CCC_GETDCR: + fallthrough; + case I3C_CCC_GETSTATUS: + fallthrough; + case I3C_CCC_GETACCMST: + fallthrough; + case I3C_CCC_GETMXDS: + fallthrough; + case I3C_CCC_GETHDRCAP: + return true; + + default: + return false; + } +} + +static const struct i3c_master_controller_ops geni_i3c_master_ops =3D { + .bus_init =3D geni_i3c_master_bus_init, + .bus_cleanup =3D NULL, + .do_daa =3D geni_i3c_master_do_daa, + .attach_i3c_dev =3D geni_i3c_master_attach_i3c_dev, + .reattach_i3c_dev =3D NULL, + .detach_i3c_dev =3D geni_i3c_master_detach_i3c_dev, + .attach_i2c_dev =3D geni_i3c_master_attach_i2c_dev, + .detach_i2c_dev =3D geni_i3c_master_detach_i2c_dev, + .supports_ccc_cmd =3D geni_i3c_master_supports_ccc_cmd, + .send_ccc_cmd =3D geni_i3c_master_send_ccc_cmd, + .priv_xfers =3D geni_i3c_master_priv_xfers, + .i2c_xfers =3D geni_i3c_master_i2c_xfers, + .enable_ibi =3D NULL, + .disable_ibi =3D NULL, + .request_ibi =3D NULL, + .free_ibi =3D NULL, + .recycle_ibi_slot =3D NULL, +}; + +static int i3c_geni_resources_init(struct geni_i3c_dev *gi3c, struct platf= orm_device *pdev) +{ + int ret; + + gi3c->se.base =3D devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(gi3c->se.base)) + return PTR_ERR(gi3c->se.base); + + gi3c->se.clk =3D devm_clk_get(&pdev->dev, "se"); + if (IS_ERR(gi3c->se.clk)) + return dev_err_probe(&pdev->dev, PTR_ERR(gi3c->se.clk), + "Unable to get serial engine core clock: %pe\n", + gi3c->se.clk); + ret =3D geni_icc_get(&gi3c->se, NULL); + if (ret) + return ret; + + /* Set the bus quota to a reasonable value for register access */ + gi3c->se.icc_paths[GENI_TO_CORE].avg_bw =3D GENI_DEFAULT_BW; + gi3c->se.icc_paths[CPU_TO_GENI].avg_bw =3D GENI_DEFAULT_BW; + ret =3D geni_icc_set_bw(&gi3c->se); + if (ret) + return ret; + + /* Default source clock (se-clock-frequency) freq is 100Mhz */ + gi3c->clk_src_freq =3D KHZ(100000); + + return 0; +} + +static int geni_i3c_probe(struct platform_device *pdev) +{ + u32 proto, tx_depth, fifo_disable; + struct geni_i3c_dev *gi3c; + int ret; + + gi3c =3D devm_kzalloc(&pdev->dev, sizeof(*gi3c), GFP_KERNEL); + if (!gi3c) + return -ENOMEM; + + gi3c->se.dev =3D &pdev->dev; + gi3c->se.wrapper =3D dev_get_drvdata(pdev->dev.parent); + + init_completion(&gi3c->done); + mutex_init(&gi3c->lock); + spin_lock_init(&gi3c->irq_lock); + platform_set_drvdata(pdev, gi3c); + + ret =3D i3c_geni_resources_init(gi3c, pdev); + if (ret) + return dev_err_probe(&pdev->dev, ret, "Error Initializing GENI Resources= \n"); + + gi3c->irq =3D platform_get_irq(pdev, 0); + if (gi3c->irq < 0) + return dev_err_probe(&pdev->dev, gi3c->irq, "Error getting IRQ number fo= r I3C\n"); + + ret =3D devm_request_irq(&pdev->dev, gi3c->irq, geni_i3c_irq, + IRQF_NO_AUTOEN, dev_name(&pdev->dev), gi3c); + if (ret) + return dev_err_probe(&pdev->dev, ret, "Error registering core IRQ\n"); + + ret =3D geni_se_resources_on(&gi3c->se); + if (ret) + return dev_err_probe(&pdev->dev, ret, "Error turning resources ON\n"); + + proto =3D geni_se_read_proto(&gi3c->se); + if (proto !=3D GENI_SE_I3C) { + geni_se_resources_off(&gi3c->se); + return dev_err_probe(&pdev->dev, -ENXIO, "Invalid proto %d\n", proto); + } + + fifo_disable =3D readl_relaxed(gi3c->se.base + GENI_IF_DISABLE_RO); + if (fifo_disable) { + geni_se_resources_off(&gi3c->se); + return dev_err_probe(&pdev->dev, -ENXIO, "GPI DMA mode not supported\n"); + } + + tx_depth =3D geni_se_get_tx_fifo_depth(&gi3c->se); + gi3c->tx_wm =3D tx_depth - 1; + geni_se_init(&gi3c->se, gi3c->tx_wm, tx_depth); + geni_se_config_packing(&gi3c->se, BITS_PER_BYTE, PACKING_BYTES_PW, true, = true, true); + geni_se_resources_off(&gi3c->se); + dev_dbg(&pdev->dev, "i3c fifo/se-dma mode. fifo depth:%d\n", tx_depth); + + pm_runtime_set_autosuspend_delay(gi3c->se.dev, I3C_AUTO_SUSPEND_DELAY); + pm_runtime_use_autosuspend(gi3c->se.dev); + pm_runtime_set_active(gi3c->se.dev); + pm_runtime_enable(gi3c->se.dev); + + ret =3D i3c_master_register(&gi3c->ctrlr, &pdev->dev, &geni_i3c_master_op= s, false); + if (ret) { + pm_runtime_disable(gi3c->se.dev); + pm_runtime_set_suspended(gi3c->se.dev); + pm_runtime_dont_use_autosuspend(gi3c->se.dev); + return ret; + } + + return ret; +} + +static void geni_i3c_remove(struct platform_device *pdev) +{ + struct geni_i3c_dev *gi3c =3D platform_get_drvdata(pdev); + + i3c_master_unregister(&gi3c->ctrlr); + pm_runtime_disable(gi3c->se.dev); + pm_runtime_set_suspended(gi3c->se.dev); + pm_runtime_dont_use_autosuspend(gi3c->se.dev); +} + +static int geni_i3c_runtime_suspend(struct device *dev) +{ + struct geni_i3c_dev *gi3c =3D dev_get_drvdata(dev); + + disable_irq(gi3c->irq); + geni_se_resources_off(&gi3c->se); + return 0; +} + +static int geni_i3c_runtime_resume(struct device *dev) +{ + int ret; + struct geni_i3c_dev *gi3c =3D dev_get_drvdata(dev); + + ret =3D geni_se_resources_on(&gi3c->se); + if (ret) + return ret; + enable_irq(gi3c->irq); + return 0; +} + +static const struct dev_pm_ops geni_i3c_pm_ops =3D { + SET_RUNTIME_PM_OPS(geni_i3c_runtime_suspend, geni_i3c_runtime_resume, NUL= L) +}; + +static const struct of_device_id geni_i3c_dt_match[] =3D { + { .compatible =3D "qcom,geni-i3c" }, + { } +}; +MODULE_DEVICE_TABLE(of, geni_i3c_dt_match); + +static struct platform_driver geni_i3c_master =3D { + .probe =3D geni_i3c_probe, + .remove =3D geni_i3c_remove, + .driver =3D { + .name =3D "geni_i3c", + .pm =3D &geni_i3c_pm_ops, + .of_match_table =3D geni_i3c_dt_match, + }, +}; + +module_platform_driver(geni_i3c_master); + +MODULE_AUTHOR("Mukesh Kumar Savaliya "); +MODULE_DESCRIPTION("Qualcomm I3C Controller Driver for GENI based QUP core= s"); +MODULE_LICENSE("GPL"); --=20 2.25.1 From nobody Thu Apr 10 23:18:43 2025 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 048A733F7; Thu, 3 Apr 2025 13:47:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743688048; cv=none; b=JnTAWVcwi8o1TD/wYG9tGMZ/FAKkwNF4KoJjdvBbaGpkBB7kumrl55uBJmMXlZz6pMcYqFJkWe7iso4eok1et35jaedssBArtRhyB6mdPp8K9dteEv3lPGDix0bexKog3oZToQhaccfmF4hO/hqKPvw1mvtpyUvYI4rFZjiDHDo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743688048; c=relaxed/simple; bh=55gjNIGIW+U2dGtZipdrF6XglrcDDTwZqRnJymumiIc=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=fe4HQYlwLM23frbUkVmHxqOis2o7wgMtOqLSB25T1YYnHRMMSqZVmRxDlqpWZWYfkSei0bDqCqyD8BJ6INRsIo3n+iCSlvmny2E/8xEwCH+28icJudEK8aSJOztbzrSj2IbkQ2lvroX1h+lAUuvkafn747HCwLSTSJwgp9dPpkU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=RLzyNwW3; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="RLzyNwW3" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 533A4UFv017256; Thu, 3 Apr 2025 13:47:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=c63I/ycZ6NN qzoA9+qUGPU56vP2DlXK6DQqWrFBcBJc=; b=RLzyNwW3MHvazjLUej/Ux4dNtsH oASXhX292l1ImUdrM7/u0PR79JmZ8jJS8zvw0A9kf0bhtNdeqfserTWSUit4/cyD jU7GUJ6uQug28T/qA2rOPdP/NPAJpa9zDglpxbsaoGcBTPAcC7oYYhjDGtNJejFI SmjmZN4s38f//QhBhiV0o6Ruxbs2cf7QXrxb+CfA7kVuUcwRc7jo+Eja77hotDXV fHUUPOFA8up0yot7HaeVz+oRADSovlhOP+gJEo3kly2xKhwGvI0X+XPKNJmHjZLd 89ndtTnq0lRBDh8g8lRi+uXrhLpvbyo50skuE/Mvsd2qVDGQhrWxgh2XYDg== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 45sr8q0jsa-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 03 Apr 2025 13:47:00 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 533Dkv2l020647; Thu, 3 Apr 2025 13:46:57 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 45p9xmx9mg-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 03 Apr 2025 13:46:57 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 533DkvUV020639; Thu, 3 Apr 2025 13:46:57 GMT Received: from hu-maiyas-hyd.qualcomm.com (hu-msavaliy-hyd.qualcomm.com [10.213.110.207]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 533DkuYe020636 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 03 Apr 2025 13:46:57 +0000 Received: by hu-maiyas-hyd.qualcomm.com (Postfix, from userid 429934) id 1B5332484F; Thu, 3 Apr 2025 19:16:56 +0530 (+0530) From: Mukesh Kumar Savaliya To: alexandre.belloni@bootlin.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, jarkko.nikula@linux.intel.com, linux-i3c@lists.infradead.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: andersson@kernel.org, konradybcio@kernel.org, Mukesh Kumar Savaliya Subject: [PATCH v3 3/3] MAINTAINERS: Add maintainer for Qualcomm's I3C controller driver Date: Thu, 3 Apr 2025 19:16:44 +0530 Message-Id: <20250403134644.3935983-4-quic_msavaliy@quicinc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250403134644.3935983-1-quic_msavaliy@quicinc.com> References: <20250403134644.3935983-1-quic_msavaliy@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: BJSx5JxyEqfYKIYdAgbIwQYSJKTicp5- X-Authority-Analysis: v=2.4 cv=Iu4ecK/g c=1 sm=1 tr=0 ts=67ee9154 cx=c_pps a=Ou0eQOY4+eZoSc0qltEV5Q==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=XR8D0OoHHMoA:10 a=COk6AnOGAAAA:8 a=JfrnYn6hAAAA:8 a=VwQbUJbxAAAA:8 a=P-IC7800AAAA:8 a=8AirrxEcAAAA:8 a=cn7IUS33xWvMNiiCnpYA:9 a=TjNXssC_j7lpFel5tvFf:22 a=1CNFftbPRP8L7MoqJWF3:22 a=d3PnA9EDa4IxuAV0gXij:22 a=ST-jHhOKWsTCqRlWije3:22 X-Proofpoint-ORIG-GUID: BJSx5JxyEqfYKIYdAgbIwQYSJKTicp5- X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1095,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-04-03_06,2025-04-02_03,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 impostorscore=0 adultscore=0 priorityscore=1501 suspectscore=0 mlxscore=0 malwarescore=0 bulkscore=0 spamscore=0 lowpriorityscore=0 clxscore=1015 mlxlogscore=999 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2502280000 definitions=main-2504030062 Content-Type: text/plain; charset="utf-8" Add a new entry for the I3C QCOM GENI driver to the MAINTAINERS file. This entry includes the maintainer's name and contact information, ensuring proper maintainership and communication for the new driver. Signed-off-by: Mukesh Kumar Savaliya --- MAINTAINERS | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index ce2b64f4568d..a8fcca5d234a 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -11254,6 +11254,14 @@ S: Orphan F: Documentation/devicetree/bindings/i3c/snps,dw-i3c-master.yaml F: drivers/i3c/master/dw* =20 +I3C DRIVER FOR QUALCOMM GENI CONTROLLER IP +M: Mukesh Kumar Savaliya +L: linux-i3c@lists.infradead.org (moderated for non-subscribers) +L: linux-arm-msm@vger.kernel.org +S: Supported +F: Documentation/devicetree/bindings/i3c/qcom,geni-i3c.yaml +F: drivers/i3c/master/i3c-qcom-geni.c + I3C SUBSYSTEM M: Alexandre Belloni R: Frank Li --=20 2.25.1