From nobody Mon Feb 9 06:25:49 2026 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 46E00207A33 for ; Wed, 2 Apr 2025 09:07:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743584847; cv=none; b=TWNHlqWtzJGEMbKM1lolhFWpTnzBBnUEgzrwfJd3NjqjnvuuTqW9qNH1IPOcjYZPtATo9zCxwp+YRjZdHcOjMIX9Ka5M9d63+vHn+H0OFmkumoUQlQofGG9rdUH/l0KMJq36bwaN53r0xHOk8JIsPsxfaafJfJAhnYNud8gTzlU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743584847; c=relaxed/simple; bh=TUxkKwG/hSkp+ng4D6WaLxso6MB/wZDVyKMLZRWR2nc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=kBJy0i4yG4U4bcu/0PwSHh+Juo4MRYWhwYFEW5dPslGIje/6KOR03IGOlLjlwH3H1eMTEqeL6/IpKWbAkJKzCLbcpfvsim8B69J/pFk138G9tm+Ub7MTcwlGWO9MG6x5xpFK/3DjVmQISRQGCwfbt3i0cmv0Vrd+Lz9G8ym6GPU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=mMmBdl0a; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="mMmBdl0a" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-399744f74e9so4210188f8f.1 for ; Wed, 02 Apr 2025 02:07:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743584843; x=1744189643; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=HTLGRPRVP9appWyjcEsZ15YsaJR4D+bZAUtq/Giu/1o=; b=mMmBdl0agZwGC4ypJtAeA5jUjnpYZzgltwvNkDSupkq/LY9aVs0pdI64zN/rW4a4Fm 77scfO/2wj87x4/yWwYvX7d7K/DOr0kPbSo3kzdZXquZ/TEXqa+5Mo+7i1Gy30JbPHSw r2vo4ownPJlAaK5uuhLS+p1bj+W+k3nNWaIc7QSh0hK9OPBNEuak26G6qH5Bi4euxIlz szdegYoBEckNldbtLvnq5/2C0V1cfVpI3qXmzjdhGYz2kuD+YOSLaubfriGsGm28zD6Q /kwIbF61uUiguxab1Pu425h6JgvnR7/z28ODRz+AnH/2EjCPcry1FhDDpweYcKIKbvpX UUiQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743584843; x=1744189643; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HTLGRPRVP9appWyjcEsZ15YsaJR4D+bZAUtq/Giu/1o=; b=iIvBEdb3oXKHG6ti/pYGOgj51knxPFCfmHsZ4JX6q9W3uD5eHxx21PbwSCI+DasCYS N7eWLGyXXrDA0S1P9jTLpNjmkMMwaxUpBd685N+pr1dsnbX68Lz+ZuiOJQgBq7RUZSv8 zd5uS9uUmQDV++Js3iirMvQOYW+vYoOQwfx6bEnKqkSnNPVgafHgflj9r4HyizZb6y/w D2Gzbh7kcFLgFdEXZBSUic/jlqHAjlGMk8YrihKYQ81J9AsfYNmST6VJQJzQy9mhUsbD q4EQrWBZwhyNxjPkhjqK6G36A3BWYxmiVqX65MLcV5S0mu2K9GKmK2t0KPVWydg4r05L T26Q== X-Gm-Message-State: AOJu0YxZzOrB5EBmSqdWP8ExKGxo7sWbnMuLfB78/7RbuLmyIVO41ehP b21Na2TOM7pVKGHuI7Q0dl4WpWFW9WOBul8TzyT8h7+nhTv/duIqPLM/uBgC1f0= X-Gm-Gg: ASbGncslcGJECt9ySBqgSEdHLQlLTMgQW6YsMUmF25bdOtB/ROwW5ZA0BHK4GVa2OC8 /Bp02bBGD7P2p2ELBF7l5gxJh7UeeU4G8UMzSKJ2q7wgwsg9Xfg+DIdvQ6WhWlE5J3kgMsO87Rq k5DWep8qz9BVIJZNUsWgZ3WAXAD9IpS447l38AaPhrj5/R6//vwlEya2oUhsAAcnRbUSJxArkDh 7dndhaKdHJyZmVhuv4mLbPmZrw8oUfybJ4zvIk+Aqr2yAZXo73kC2BTCGareO5NueqK0/ZUFY9i ZYukXRbIuTYFTjSKYq2sNQ1Hl1ESB0NGJVzY2ldSFkpWWSrLyU8A4C3ZF/Atf3GpK7C2zFk= X-Google-Smtp-Source: AGHT+IFXYHGa8W8Eb2/WxNCzxc6TLLaTe+TRSHhXLAgPcpaVC5069NaUIx4xaropFVDDg7FvEL4HbQ== X-Received: by 2002:a05:6000:184e:b0:39c:12ce:91f with SMTP id ffacd0b85a97d-39c12ce0e13mr12634441f8f.30.1743584843459; Wed, 02 Apr 2025 02:07:23 -0700 (PDT) Received: from mai.. (146725694.box.freepro.com. [130.180.211.218]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c0b65b4fcsm16680724f8f.11.2025.04.02.02.07.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 02 Apr 2025 02:07:23 -0700 (PDT) From: Daniel Lezcano To: daniel.lezcano@linaro.org, tglx@linutronix.de Cc: linux-kernel@vger.kernel.org, thomas.fossati@linaro.org, Larisa.Grigore@nxp.com, ghennadi.procopciuc@nxp.com, krzysztof.kozlowski@linaro.org, S32@nxp.com, Ghennadi Procopciuc , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-stm32@st-md-mailman.stormreply.com (moderated list:ARM/STM32 ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/STM32 ARCHITECTURE) Subject: [PATCH v4 1/2] dt-bindings: timer: Add NXP System Timer Module Date: Wed, 2 Apr 2025 11:07:11 +0200 Message-ID: <20250402090714.3548055-2-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250402090714.3548055-1-daniel.lezcano@linaro.org> References: <20250402090714.3548055-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the System Timer Module description found on the NXP s32 platform and the compatible for the s32g2 variant. Cc: Ghennadi Procopciuc Cc: Thomas Fossati Reviewed-by: Krzysztof Kozlowski Signed-off-by: Daniel Lezcano --- .../bindings/timer/nxp,s32g2-stm.yaml | 53 +++++++++++++++++++ 1 file changed, 53 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/nxp,s32g2-stm.y= aml diff --git a/Documentation/devicetree/bindings/timer/nxp,s32g2-stm.yaml b/D= ocumentation/devicetree/bindings/timer/nxp,s32g2-stm.yaml new file mode 100644 index 000000000000..2016f346b2ee --- /dev/null +++ b/Documentation/devicetree/bindings/timer/nxp,s32g2-stm.yaml @@ -0,0 +1,53 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/nxp,s32g2-stm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP System Timer Module (STM) + +maintainers: + - Daniel Lezcano + +description: + The System Timer Module supports commonly required system and application + software timing functions. STM includes a 32-bit count-up timer and four + 32-bit compare channels with a separate interrupt source for each channe= l. + The timer is driven by the STM module clock divided by an 8-bit prescale + value. + +properties: + compatible: + oneOf: + - const: nxp,s32g2-stm + - items: + - const: nxp,s32g3-stm + - const: nxp,s32g2-stm + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + +additionalProperties: false + +examples: + - | + #include + + timer@4011c000 { + compatible =3D "nxp,s32g2-stm"; + reg =3D <0x4011c000 0x3000>; + interrupts =3D ; + clocks =3D <&clks 0x3b>; + }; --=20 2.43.0