From nobody Sun Dec 14 12:25:19 2025 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 144EC1E9B20 for ; Tue, 1 Apr 2025 22:47:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.50 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743547635; cv=none; b=kMcl/hqsVpuE7IvapZ2Td0MnIhHmefNWw3/F9tfklOYv4Ue8CRSahXDd75ZU9UlJ9FAyKI9t81Y5+qABpRGhB42qVYLebYviAN4p/0D90HcVoyDr/4MyHvDz0Oo0R/RQG5hVF9A1UAZ+w7ftghDuo7aDFcQYvpyEDz3vpxvNYfs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743547635; c=relaxed/simple; bh=RgFlJsnTIvdVDvIE9N9PHEKhYOH3uTflC6iJyoSy2zA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=N472h7D409rbKXeh+IFtgsfKSkcBtgfY3WD9HwPkroinjXEtP0TLvNt/kLH2st7ZGz8AEsm9jNnmv5yiSctoMdWjpu6FEkqOH7SpoC+8GTbkXWkYJALZyjXOvIdNdFSNCdUD+pfxtbcZxAEKhVqXko7+vBsD+L3UBs2U1Im2gyg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=cNXnRAQ1; arc=none smtp.client-ip=209.85.221.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="cNXnRAQ1" Received: by mail-wr1-f50.google.com with SMTP id ffacd0b85a97d-39c266c1389so648246f8f.1 for ; Tue, 01 Apr 2025 15:47:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743547630; x=1744152430; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=98NQySuN2mSdiaqDA1MOqkdPIYgJtZlP7a7zDH1HO5E=; b=cNXnRAQ1Ud5LAZiKKFcuLxMjNDb68hqEv7Tv/rujua6yn5q3m2EjXGA8PimvLgBpHk 3nf3aps7UG75hj9W+1U+KZMPKi9qW80YuYSSzommED09m6pD/7DOXyLSBqZtx2sBwpXb m64MTxJ86lCJpAZkRe0BSMU7pGri8ocnqOfXMw0pNMKG4NPwsqyNjAAkIFQySaVtTxd8 2ZEDkF6lxedouBVU1bTYMAGIsIRfVn6941Mv6C/R8225q3cgL94h+5WEGHbl9EyI16Qr PTDhhc6hNq+NEHaap6S6ReUb6Lmgf1mwZ2ypfoN7KBDSiurtJb3njrwd91GTPsatokII ZHYQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743547630; x=1744152430; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=98NQySuN2mSdiaqDA1MOqkdPIYgJtZlP7a7zDH1HO5E=; b=hoQjmE+cBkXezXUvzAFgRSQm2ztcdyX8AYxDk0Zb9hBCiBPD6r16GqfAWyHLiDY7oS Q4o8Gw00d3s0eAGlOqhUnYHCn5xaeuw4nKfMjjsoRqOk5SvkIl6h6cJ51pbKAspoTNFg hwvkhOqwvgtfx/Xcp6q+T/Pm7EBUcSqW3EQtC4evpfVH56QCUWhxELBLj4VZO6aEQG6t qMoIn6xVBGk08mguS93H67Vbj/sLfWaZqTo8HBTn4rTkfJxpN1aPn2fBrvtOlwJIIwSw 9VF1DnAGOxGN8c2XEWE4k59vtmlwwFh6fxbHYLEkaVSP9NQ0dPZuBzmhSoCxojmHpu3l kKMA== X-Gm-Message-State: AOJu0YxfDySXKcITSA0uhnx485LjbZXt7jeQqwaRvmxxs+S+1GEGwulZ ZKX2uEIlTuTIe4z2I14e8ARywyT3yyXQ7xOdtBR0V/5cpT9VuldtjYHaEsYVsA4= X-Gm-Gg: ASbGncsOoH3CS/COJPIRpWSdzp0inOwaDy30RKK6fvlyxSa2K8AHFM5uszQDyiqXP8N G2TNh/bIRlEyIE2nf9neK+kIL25FxniMlhkcaxcG9Jym0ISFamBRTwYxAeb72vrSz7sp/ycemL2 5ZqLFVLm5CMC9QL3vNtS16heyJX13vZgwfZFSr1Av1GH2TOZi6MmfkoX2gW50Sr69AARF1gnqpv u0NpKZCm3+cooNcd3PcYdcW6kRJGNRjw22XGG7nZYDD+RIYVLUIY9tk38BDBYO9/uefwJ0H4ArG 4h840fO+EkXWBbpZMFqkercggVn3D+Lmkq1HqJWdNwnEeqpmafmHxYwT/tyN7wdIqdNV5bk= X-Google-Smtp-Source: AGHT+IF2NzzZ6KCw87M2RGUntEuVmQwVlLWQh94Xf93+H3tQqSaCHSKYTBuIHsPytXFa9/kFxPYH9A== X-Received: by 2002:a05:6000:1789:b0:391:4999:778b with SMTP id ffacd0b85a97d-39c120e1bedmr12286234f8f.28.1743547630343; Tue, 01 Apr 2025 15:47:10 -0700 (PDT) Received: from mai.. (146725694.box.freepro.com. [130.180.211.218]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c0b7a42a3sm15488862f8f.91.2025.04.01.15.47.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Apr 2025 15:47:09 -0700 (PDT) From: Daniel Lezcano To: daniel.lezcano@linaro.org, tglx@linutronix.de Cc: linux-kernel@vger.kernel.org, thomas.fossati@linaro.org, Larisa.Grigore@nxp.com, ghennadi.procopciuc@nxp.com, krzysztof.kozlowski@linaro.org, S32@nxp.com, Ghennadi Procopciuc , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Coquelin , Alexandre Torgue , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-stm32@st-md-mailman.stormreply.com (moderated list:ARM/STM32 ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/STM32 ARCHITECTURE) Subject: [PATCH v3 1/2] dt-bindings: timer: Add NXP System Timer Module Date: Wed, 2 Apr 2025 00:46:41 +0200 Message-ID: <20250401224644.3389181-2-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250401224644.3389181-1-daniel.lezcano@linaro.org> References: <20250401224644.3389181-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the System Timer Module description found on the NXP s32 platform and the compatible for the s32g2 variant. Cc: Ghennadi Procopciuc Cc: Krzysztof Kozlowski Cc: Thomas Fossati Signed-off-by: Daniel Lezcano Reviewed-by: Krzysztof Kozlowski --- .../bindings/timer/nxp,s32g2-stm.yaml | 53 +++++++++++++++++++ 1 file changed, 53 insertions(+) create mode 100644 Documentation/devicetree/bindings/timer/nxp,s32g2-stm.y= aml diff --git a/Documentation/devicetree/bindings/timer/nxp,s32g2-stm.yaml b/D= ocumentation/devicetree/bindings/timer/nxp,s32g2-stm.yaml new file mode 100644 index 000000000000..2016f346b2ee --- /dev/null +++ b/Documentation/devicetree/bindings/timer/nxp,s32g2-stm.yaml @@ -0,0 +1,53 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/nxp,s32g2-stm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP System Timer Module (STM) + +maintainers: + - Daniel Lezcano + +description: + The System Timer Module supports commonly required system and application + software timing functions. STM includes a 32-bit count-up timer and four + 32-bit compare channels with a separate interrupt source for each channe= l. + The timer is driven by the STM module clock divided by an 8-bit prescale + value. + +properties: + compatible: + oneOf: + - const: nxp,s32g2-stm + - items: + - const: nxp,s32g3-stm + - const: nxp,s32g2-stm + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + +additionalProperties: false + +examples: + - | + #include + + timer@4011c000 { + compatible =3D "nxp,s32g2-stm"; + reg =3D <0x4011c000 0x3000>; + interrupts =3D ; + clocks =3D <&clks 0x3b>; + }; --=20 2.43.0