From nobody Thu Apr 10 23:16:20 2025 Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2045.outbound.protection.outlook.com [40.107.92.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 37C54204855; Tue, 1 Apr 2025 15:40:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.92.45 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743522037; cv=fail; b=pooTW47pAFgJrt7cowhMU1CTWyqbwgMkfJapYTI5op+IEYcKfdiLu2FPMfSqegh+Lh8OVDOxDQO2XqIy8e7HnJZx7RQG+uMS9xSru7mTkDjex0lBmBlFRUXA+ZTYjlsqR6cQBRWo+a9g5MlILkhs0ifv+v4jLQGM9uTZT68IiE8= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743522037; c=relaxed/simple; bh=nHMbNOWTNFI6rYFYY7GULbgf60V3guYTutoQM/c5j8s=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=RCvzPtn57Qftje0E5fEPyvx/1/+fad07j/ucM9YH2I3XqmDDkmtA2CgKLVJ76JfvGNQEJQWfsUTAqhHnKgGhIlJ64zreltW9vpojNZEeE1tFlb1F5HS5KpWJdEjLJc3j4wilFvJ30ZRBJABY5hBfUDvMDjF9mjOUNl+2MZhADa0= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=EAJ934th; arc=fail smtp.client-ip=40.107.92.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="EAJ934th" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=QjOg9AetcYUZWnw9/N2E7HQ4dhAwFgJJ85j5/FVPOH3bJf6zFaFZUENkJmj6MEFcg9wUipa+VhKK7Peg+WDWUJVCrz6DhqgHDEnNkiSJqOXf8J58MixW+E5QaWW5scNl/jZmC3XOPih8/0QHSXco4rr/H1Ly75gnrU1tLiuy6fIbClNHJZLQWE0Nqy4vmqLHgRHKwAODdyu6jZX57ipnJSu6eltm/Brg+saoqviQzskoyotxIn2hvf5jmHic217hHeOVB9m8c8EyNPQ4iuXaZe1Kc5XRD4b3IUv2ADPmt8PGlYC/H1ldvpw8ylosrjzZ/MA7bZF6ZPLF39p92LDdCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0z1e4bKkjbmgZ2+b73Zlr9txkiHuSWu2ExAR75lcFMc=; b=rKfdwnodPcH4YSexVX5WiS2PIaayFX0/IaDz9iD3vAlUVOEqs0Ppb9fIO4CO4enmFFdMJjperfS1WkTKiE+hD51mzpVSkO8hgBi1gV/lq5LhV5PBTR7usf3hAmAy3YO8HT29/CUK9qXsaj+OgUevD35I4guyuJAoUKKJGhN5hqSTAlJtLxYa0zXwqd/C+GWcdvlqQslBgkNF6qlqhpYN0RJ6OD0pJgOPlejEqgMNKQAKRIj6k9CgQCcqYcT6oqF2tpb27vNPiVNndFOXgZBW916NRBqhX6y+NCLOit0FhslQPUqG9s8qXyY53gVjURojbzazW+lpPD5YH5t/D6T7jg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0z1e4bKkjbmgZ2+b73Zlr9txkiHuSWu2ExAR75lcFMc=; b=EAJ934thJb5WiygG804JHyxP9Enk/tuBV3fmYHOM6QNilsUhtGzTBa63RvhXCjYZpI3dK0RICtZ1c8NidhGXnKI7tP0W5BO7u9v5V0dYy0ECqYlg+KZA7kCOT2TjBEc+J3yHffMEEJJ090vJr47rurWkHJ5Zm549O52wE0GEAiROBJCeOcoDsfUGiVKp9BrHCX9th9zB5OsULSbuJTlyNXQpTygd1DhDCgQV8PdPz3oG4t88KH5Gyx9VD8t5aJt1U8SrsAplflOVqg6Bxv9QJOBmyxmW4O5YXIt2dI4TAGHPX/+h5twQ3VfFUopoe3haNfZu0DBStg7jrqM89U+yqg== Received: from MW4PR04CA0380.namprd04.prod.outlook.com (2603:10b6:303:81::25) by CY5PR12MB6600.namprd12.prod.outlook.com (2603:10b6:930:40::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.50; Tue, 1 Apr 2025 15:40:29 +0000 Received: from MWH0EPF000989EB.namprd02.prod.outlook.com (2603:10b6:303:81:cafe::6a) by MW4PR04CA0380.outlook.office365.com (2603:10b6:303:81::25) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8534.54 via Frontend Transport; Tue, 1 Apr 2025 15:40:29 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by MWH0EPF000989EB.mail.protection.outlook.com (10.167.241.138) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8606.22 via Frontend Transport; Tue, 1 Apr 2025 15:40:28 +0000 Received: from rnnvmail202.nvidia.com (10.129.68.7) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Tue, 1 Apr 2025 08:40:07 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail202.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Tue, 1 Apr 2025 08:40:07 -0700 Received: from willie-obmc-builder.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.1544.14 via Frontend Transport; Tue, 1 Apr 2025 08:40:06 -0700 From: Willie Thai To: , , , , , , , , , , , , , CC: , , , , Mars Yang , Krzysztof Kozlowski Subject: [PATCH v5 1/2] dt-bindings: arm: aspeed: add Nvidia's GB200NVL BMC Date: Tue, 1 Apr 2025 15:39:54 +0000 Message-ID: <20250401153955.314860-2-wthai@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250401153955.314860-1-wthai@nvidia.com> References: <20250401153955.314860-1-wthai@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: AnonymousSubmission X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: MWH0EPF000989EB:EE_|CY5PR12MB6600:EE_ X-MS-Office365-Filtering-Correlation-Id: e251f71e-41e8-44dc-da84-08dd713387b9 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|82310400026|1800799024|36860700013|921020; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?8Ac1nzmI3DS8eL292+sIhQW5nKooGZT4iUHxL5ssI+LMhRBuKcmTEu6nBvpi?= =?us-ascii?Q?dJI3pWy78tb1qc2gmGL59BTZRmqarTC9X0tHPFBE8Hdjg4PPBOjQrGU/rza2?= =?us-ascii?Q?emQsWAUnLujywxAG9T+08qkvi1vJpuir4N8++3YdQf7ldaKyCjxz9UCIDAJ7?= =?us-ascii?Q?uTzAaEXU5G4WvtFeB3H+rkZmGYVjFcT2/AuSO2uxCAOwfbP9ouvXzr2SBZUd?= =?us-ascii?Q?zBSetrg2RW3yjRrkaz3xafPOQ8YHCaMv3B89cGfKA+boltDxWUihmgs2gX0/?= =?us-ascii?Q?L8txw+6Lg/tOxi/1f61Z58ThkPhPUV6PuZq3WSuM31U25nh4VGTgSADaFzSC?= =?us-ascii?Q?n7fvZjRJXHnBos1DJEkK07lMHRomSaYnzy9ZEZ5XngaHLrb+Oumf+aCaK8s0?= =?us-ascii?Q?yGETb35zkLjBr41ost9eRBozyLYFLAgsxY+zGfgCA3z6Fph/htZe2FzzVZv4?= =?us-ascii?Q?5UK7lzMjtcD2948IB/GBFTCp3p3tXMNbmeUIoHt0dhWWNkaMIz/eLjSmdbiF?= =?us-ascii?Q?UX2SpyxxVsvFKlmSomEb077GubSrFlmzPhGXr3QCkDr5BC1KsSs/n459/i6K?= =?us-ascii?Q?tTLNMNZcp6ZoqiIoBMSZQvc8KLIu+qJFWc/KRdmLW0FIgnqcdA92LWkr/9ym?= =?us-ascii?Q?SgtOhDh1DXlKvXeBQ0/3Pm41BZLzDSlFB2k0ksxBMs4112Frk6CjzKhXi4wY?= =?us-ascii?Q?4MCkZ0+xaHpWA9bo2h28wXzKEAgYcUinQMfSIrYeDoTIh/OeudsFS3d12/Pc?= =?us-ascii?Q?+beZF3IwIGE66lcVUvCw1Hg+r3Vx7ThA5SSRa4Ro5P0TdhEWcbB7MYnfjmkx?= =?us-ascii?Q?VYgVlb2W8q3R25e2yhvm2h9efspcwLB+RNNsKGuF+gj5kHXO5t8enliQiiip?= =?us-ascii?Q?FxC2b1NcwPpILa34+hiUThWrBbkDRasmpxL+8ureUUUveUxeYm5wLBGFgMXs?= =?us-ascii?Q?E5foRh3uf4miCuAsMOY6gj6R8sTYPeyJaOeDVoaKeWZVdu8EnKYiTFZKwHw5?= =?us-ascii?Q?IdnYow1VS0NnLxiCF9eEWQdc20Q+GwBAhoaZPetw1J2WMZ2vkqdru5gK/mcN?= =?us-ascii?Q?dxmF+sgxepKGZ9WPf+pDFjMAt6ehXsSXKNnKuL1un7gYo9QGyAvAVQxP1vk3?= =?us-ascii?Q?J/pq3zeLyVxhM90CYNFy7JaWHJWmmCeHHR0ZHRlfoNePqUT/a0pW/65POTd6?= =?us-ascii?Q?wGHynVmBasnC3nud+ekTCZjMsx+YOibED6DvToZoK/pqu+ePoWTXaBEjTg85?= =?us-ascii?Q?Rf8eyfITfjpubR0qBFPLcChcMUBvUSaNTrLM1lv+I9+tWlaMFUN2ZCdbB6t1?= =?us-ascii?Q?++al/ub+cH78M1Z7owueb1CJaRgjINoeLLr8X6uCjKOAwqNlant7ULJddVwI?= =?us-ascii?Q?g4h6vPh0kia3ovq7AbDKEr/UtrKC/n9o62nwUWD2ClSdLaMCZ82t2FkJ3h/R?= =?us-ascii?Q?Lv96I3yv6Fla6TGQL6SOcmYGgyc3GVFgZtrEGotSi/yyD7N9qYvY4cbHwYwd?= =?us-ascii?Q?2zWiCwmrCQikgRaYhUIEmxefK1zbLUN6rawj?= X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(376014)(7416014)(82310400026)(1800799024)(36860700013)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Apr 2025 15:40:28.9134 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e251f71e-41e8-44dc-da84-08dd713387b9 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: MWH0EPF000989EB.namprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY5PR12MB6600 Content-Type: text/plain; charset="utf-8" Add Nvidia's GB200NVL BMC board compatible. Co-developed-by: Mars Yang Signed-off-by: Mars Yang Acked-by: Krzysztof Kozlowski Signed-off-by: Willie Thai Reviewed-by: Andrew Lunn --- Documentation/devicetree/bindings/arm/aspeed/aspeed.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/aspeed/aspeed.yaml b/Doc= umentation/devicetree/bindings/arm/aspeed/aspeed.yaml index 01333ac111fb..a3736f134130 100644 --- a/Documentation/devicetree/bindings/arm/aspeed/aspeed.yaml +++ b/Documentation/devicetree/bindings/arm/aspeed/aspeed.yaml @@ -98,6 +98,7 @@ properties: - inventec,starscream-bmc - inventec,transformer-bmc - jabil,rbp-bmc + - nvidia,gb200nvl-bmc - qcom,dc-scm-v1-bmc - quanta,s6q-bmc - ufispace,ncplite-bmc --=20 2.25.1 From nobody Thu Apr 10 23:16:20 2025 Received: from NAM12-DM6-obe.outbound.protection.outlook.com (mail-dm6nam12on2083.outbound.protection.outlook.com [40.107.243.83]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 37C5C20C477; Tue, 1 Apr 2025 15:40:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.243.83 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743522047; cv=fail; b=uUAxkfrenLl34DjP5xAkKANiwUvuSOAVIDYEaLmCWJjS3MxfbX5K8lmoJO2EH6ZFf+ODUixDoKRE8XVowlCmBjRr0B5h8hKk5yxrwJVfTDwCK/hydAwQuAaoxttLwljUGHPbAJY+x9nJKDXBEBTkhJjzrhd96WTbLGGqHlwVv9s= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743522047; c=relaxed/simple; bh=/J922o2yKqWvLRK90CsoWzsYYD8D+8m3xjWVLSShHTg=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fvFpUyYunCm0XkYymPJH2wKTyl6pe7kr+AfXQkF1nx9DA9neE2f9VdB3ahct3NppSAEqK2I5/fFQ4T/B/qYkEYVMyEQaQeLi5D+XlK8csz74YUYVqjG7Ee7WC01iZykpn9r0wVECZQBY9xAou+7U0a1On/t+1RkCLR1FVj4Anfc= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=CKDEhTvH; arc=fail smtp.client-ip=40.107.243.83 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="CKDEhTvH" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=AX65M4rBN4mhT2+YKAZcbK0zyN6CmA+UgzWeGul6sUn56wGBpWvuQ67vh4s5JQ1equ9lLMuqRqH5UnpXpEAQuB4iGlxxtFT8SwiyxkuJxsGhbsXeUcaLcwV1wg1MFY8xjRyTNwJmAjJNeYCzITTDWoJskL4YZ1b8lDxJp4L8PSxyvKl2qDuM8LCGYTwQE2mIe86Olz+0k71QbyavQeNrd106+9N0alG4a5A5CliUx/38XdK1zazSL9vDtsQNvPeSZwWy7LjOv2/RJJfObjN9nobQjFqe6shFnOQ2LodlSqkALJRxi/SfAXOmGa9xto3yVRYcSMloB12wSPFKTCC80Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=pk4m6Lv86xUIV9Kju0AK+FW1NULguIl3vceW16MqXWU=; b=tEl6z/HdQtHoVe4n5vM0KoPTeXur3E3De2NFZoVS0uniG9f/sPJlhgLLmJKLddw1JA8q3mNvZT8iPF3B4UvAokK0v5FBeDwBlR6ESg47DWsTAJexzVQtoB59gZPamDrHRe0TpdJpFGf4PGKCZH9qgZgrfVKn+1n1OL3YjECs5jGQKpec6zKZnweBFF9GBX5T6HmZkoQgJS2MTSsNdz3jDkCvUgytKvtmvwJ+BHYaJWWN2+v/I4uvwUzMIfnR51HOpO0npte5bBN57/MP+i+5zpPz2BZ82sSyP3h8mRiMQ8xYMVjnJAhWt2OtjS7hZfi5c4JQqeIlAJdzEG+mcRU3eA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=pk4m6Lv86xUIV9Kju0AK+FW1NULguIl3vceW16MqXWU=; b=CKDEhTvH6GEyP/2Hu1r+Cycj9pfpo6Fb528M4J5Hd1Hz0Wzk04E22S/eOfIZdYl9+dTyrQ26mgxkrrUmevjDkMo8iAEFsHyqix47RKaEsuWC5bnblv746fYXSdL2mZhHpVpoNDH0zlyIpMYBl7ouRBeRCzZiMqOLOlM4pdkH9v3fVd0k232/gUMYyVU8eHq6GohfQ6jMFS7gxhDPINWlkaAP9Ce3+kVhiIlu3XG9sh05khzKxrJetAaDUchgVozcYGBKL+KSwSF1a0VpL6xL6KgS+o3lHViNOmO0wUHlU3QHxv26hkvWU7dV4NbSFUY0vgzMNpMBYIF39OjJVotdNA== Received: from MW4PR03CA0123.namprd03.prod.outlook.com (2603:10b6:303:8c::8) by DM4PR12MB7672.namprd12.prod.outlook.com (2603:10b6:8:103::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8534.54; Tue, 1 Apr 2025 15:40:30 +0000 Received: from CO1PEPF000042AD.namprd03.prod.outlook.com (2603:10b6:303:8c:cafe::77) by MW4PR03CA0123.outlook.office365.com (2603:10b6:303:8c::8) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8534.50 via Frontend Transport; Tue, 1 Apr 2025 15:40:30 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CO1PEPF000042AD.mail.protection.outlook.com (10.167.243.42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8606.22 via Frontend Transport; Tue, 1 Apr 2025 15:40:30 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Tue, 1 Apr 2025 08:40:10 -0700 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail203.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.14; Tue, 1 Apr 2025 08:40:09 -0700 Received: from willie-obmc-builder.nvidia.com (10.127.8.10) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server id 15.2.1544.14 via Frontend Transport; Tue, 1 Apr 2025 08:40:09 -0700 From: Willie Thai To: , , , , , , , , , , , , , CC: , , , , Mars Yang , Andrew Lunn , Krzysztof Kozlowski , Paul Menzel Subject: [PATCH v5 2/2] ARM: dts: aspeed: Add device tree for Nvidia's GB200NVL BMC Date: Tue, 1 Apr 2025 15:39:55 +0000 Message-ID: <20250401153955.314860-3-wthai@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20250401153955.314860-1-wthai@nvidia.com> References: <20250401153955.314860-1-wthai@nvidia.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-NV-OnPremToCloud: AnonymousSubmission X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1PEPF000042AD:EE_|DM4PR12MB7672:EE_ X-MS-Office365-Filtering-Correlation-Id: c9d54d8f-e98f-4927-118a-08dd71338868 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|7416014|82310400026|1800799024|36860700013|921020|13003099007|7053199007; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?LBAozxO3jrflOe+hPHKPHOjZIN6zkICD64MXzzXlVjzbfyHxYAJrg9Wbez3A?= =?us-ascii?Q?vxlbQWsaaihbiidyGMl0r0HrL+YZC2oa5TQTdxUkK7Csmm62vw5ENAx35P9G?= =?us-ascii?Q?yoAszspb9zB3OAW1zW5WgUIqrjzxOUYswbLRFzK/qMOE53t+uRHzLqj9o/IL?= =?us-ascii?Q?v+s0d3NuXskbnH/sli9UijdW7SXzVR/NM2R3UWrXj398/iWDwBMgiXwUbYCi?= =?us-ascii?Q?SDTPXqx2i+5UhDCrK2G2mqJG3Qh6kmzaKyjFnWS2KRi0qPYpz/5HR5tv1zx4?= =?us-ascii?Q?D3S+N2jmRiWEneqX4PiEpTdzPNAzvYY4tutzazeLJwABWamXjnExlWv4WtKg?= =?us-ascii?Q?BMjNJrdT4Oq2jMRNG37dZ3UGmzAVSE+EuBmd95rmhFz+A9W+3/xV4UH3AxHU?= =?us-ascii?Q?CEdQh6E9Bfc6OzArGs6ALqF0ErzR2JUPZ49+jBjZ9NMBNhqQgkFivUOLW+M2?= =?us-ascii?Q?5NHwrPMaA3jSAZ29qSjcrUj/+8SNBRB33WLVMtiLlxST5aPyFZtr9j0EAHcI?= =?us-ascii?Q?KEjJRz6eTNZrsQoJmcuGmOkpfXnbrTxHwZsdC5Q0br2r2xHUBB38hA1k+cC6?= =?us-ascii?Q?69yUOMAagWrdiscD1mVKOa/kd0LQ/a0qCzyQgbDBfrgRjkPVkbPptRaAINm5?= =?us-ascii?Q?LixIyDuv9dRa3bT4dx8BcmeqtPulnY52UtVqjLS3oW+X68eyu3ppYbkuyxgt?= =?us-ascii?Q?SsjBKGc/heVlHwFadzpO/iVlK41CvKlg1LR9sm3rtadHiECf03apyQ/w4/RO?= =?us-ascii?Q?aSrU9v/Zt7bXDL8tamQfyOoxkt2IZtbb2Urv0O1F8QU/voR3jObRfnhst9sI?= =?us-ascii?Q?uBZLfxNbSbol9HKyC0iMo8c/4lVaYQPTdRjG2K7TOByI40b8nU49SIW+7T4c?= =?us-ascii?Q?8voTIwuS+yWWK0MVIhDnU4xkzF8CSoVE57nLqi4sbZKy5qAh4I/ffkpMk4Me?= =?us-ascii?Q?FBwTb50k7EgjRIXhKQOmiTp2wavTh3tpgV/IdKczsbEpkwv3nCFhjv815gSm?= =?us-ascii?Q?DxFDWmMZqOLRZoacGaiVeyuq9q/fqad6KR270VguHwM6ILPHkLWsAlJZDvCD?= =?us-ascii?Q?E030VC1TJzuCLYeEnLoCygpvg18BY9b5fdZUQJgQix6Wnnn4ve+331zEpd6t?= =?us-ascii?Q?5z7SU8oEB1JKB6ALsYuNMlVa+oRvEiW4UufnGN82y7ti1T+uv4WCGWvhj0uo?= =?us-ascii?Q?JoHGeOIQHyd37LWUKpr3X0J6eAYaXcV2FRKSusNi9PGdDVTQPIfD9+/PP6ws?= =?us-ascii?Q?p4TDYKPFJJ5D5kD0yVN9JYqwPWSTQiSmctku+t+F9JgAfCGmJABAmhwiFbHK?= =?us-ascii?Q?lBuwzI3T36VzwpWMdo2SfqreI4KzkMVJtVyxXWBnVnpYtepuWh1Jfpe3sNLY?= =?us-ascii?Q?uE5pkVWig44gvrs0JEP0/xVSIPfmtINzxU2j+pMVUwLX0MImamYNuLKZiSMo?= =?us-ascii?Q?lNf68G9KiFXCo6vkpTN7rCpvVOrXaUD6pf9ZKxxGmqtCop06giiYsv8w4hwR?= =?us-ascii?Q?UuvIEIysgF/UZXtcRAqYFrMaV1m38qV6gUuVfuivtzYY8cmpiP7o+Z9RMA?= =?us-ascii?Q?=3D=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(376014)(7416014)(82310400026)(1800799024)(36860700013)(921020)(13003099007)(7053199007);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Apr 2025 15:40:30.0864 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c9d54d8f-e98f-4927-118a-08dd71338868 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1PEPF000042AD.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB7672 Content-Type: text/plain; charset="utf-8" The GB200NVL BMC is an Aspeed Ast2600 based BMC for Nvidia Blackwell GB200N= VL platform. Reference to Ast2600 SOC [1]. Reference to Blackwell GB200NVL Platform [2]. Co-developed-by: Mars Yang Signed-off-by: Mars Yang Reviewed-by: Andrew Lunn Cc: Krzysztof Kozlowski Cc: Rob Herring Cc: Paul Menzel Cc: Andrew Jeffery Link: https://www.aspeedtech.com/server_ast2600/ [1] Link: https://nvdam.widen.net/s/wwnsxrhm2w/blackwell-datasheet-3384703 [2] Signed-off-by: Willie Thai Acked-by: Krzysztof Kozlowski --- Changes v4 -> v5: - Drop emmc node for now as it requires specific pin configuration [Andre= w Jeffery] --- --- arch/arm/boot/dts/aspeed/Makefile | 1 + .../aspeed/aspeed-bmc-nvidia-gb200nvl-bmc.dts | 1128 +++++++++++++++++ 2 files changed, 1129 insertions(+) create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-nvidia-gb200nvl-bmc= .dts diff --git a/arch/arm/boot/dts/aspeed/Makefile b/arch/arm/boot/dts/aspeed/M= akefile index 2e5f4833a073..20fd357a1ee9 100644 --- a/arch/arm/boot/dts/aspeed/Makefile +++ b/arch/arm/boot/dts/aspeed/Makefile @@ -50,6 +50,7 @@ dtb-$(CONFIG_ARCH_ASPEED) +=3D \ aspeed-bmc-lenovo-hr630.dtb \ aspeed-bmc-lenovo-hr855xg2.dtb \ aspeed-bmc-microsoft-olympus.dtb \ + aspeed-bmc-nvidia-gb200nvl-bmc.dtb \ aspeed-bmc-opp-lanyang.dtb \ aspeed-bmc-opp-mowgli.dtb \ aspeed-bmc-opp-nicole.dtb \ diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-nvidia-gb200nvl-bmc.dts b/= arch/arm/boot/dts/aspeed/aspeed-bmc-nvidia-gb200nvl-bmc.dts new file mode 100644 index 000000000000..41e3e9dd85f5 --- /dev/null +++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-nvidia-gb200nvl-bmc.dts @@ -0,0 +1,1128 @@ +// SPDX-License-Identifier: GPL-2.0+ +/dts-v1/; + +#include "aspeed-g6.dtsi" +#include +#include +#include + +/ { + model =3D "AST2600 GB200NVL BMC"; + compatible =3D "nvidia,gb200nvl-bmc", "aspeed,ast2600"; + + aliases { + serial2 =3D &uart3; + serial4 =3D &uart5; + i2c16 =3D &imux16; + i2c17 =3D &imux17; + i2c18 =3D &imux18; + i2c19 =3D &imux19; + i2c20 =3D &imux20; + i2c21 =3D &imux21; + i2c22 =3D &imux22; + i2c23 =3D &imux23; + i2c24 =3D &imux24; + i2c25 =3D &imux25; + i2c26 =3D &imux26; + i2c27 =3D &imux27; + i2c28 =3D &imux28; + i2c29 =3D &imux29; + i2c30 =3D &imux30; + i2c31 =3D &imux31; + i2c32 =3D &imux32; + i2c33 =3D &imux33; + i2c34 =3D &imux34; + i2c35 =3D &imux35; + i2c36 =3D &imux36; + i2c37 =3D &imux37; + i2c38 =3D &imux38; + i2c39 =3D &imux39; + i2c40 =3D &e1si2c0; + i2c41 =3D &e1si2c1; + i2c42 =3D &e1si2c2; + i2c43 =3D &e1si2c3; + i2c44 =3D &e1si2c4; + i2c45 =3D &e1si2c5; + i2c46 =3D &e1si2c6; + i2c47 =3D &e1si2c7; + i2c48 =3D &i2c17mux0; + i2c49 =3D &i2c17mux1; + i2c50 =3D &i2c17mux2; + i2c51 =3D &i2c17mux3; + i2c52 =3D &i2c25mux0; + i2c53 =3D &i2c25mux1; + i2c54 =3D &i2c25mux2; + i2c55 =3D &i2c25mux3; + i2c56 =3D &i2c29mux0; + i2c57 =3D &i2c29mux1; + i2c58 =3D &i2c29mux2; + i2c59 =3D &i2c29mux3; + }; + + chosen { + stdout-path =3D &uart5; + }; + + memory@80000000 { + device_type =3D "memory"; + reg =3D <0x80000000 0x80000000>; + }; + + reserved-memory { + #address-cells =3D <1>; + #size-cells =3D <1>; + ranges; + + vga_memory: framebuffer@9f000000 { + no-map; + reg =3D <0x9f000000 0x01000000>; /* 16M */ + }; + + ramoops@a0000000 { + compatible =3D "ramoops"; + reg =3D <0xa0000000 0x100000>; /* 1MB */ + record-size =3D <0x10000>; /* 64KB */ + max-reason =3D <2>; /* KMSG_DUMP_OOPS */ + }; + + gfx_memory: framebuffer { + size =3D <0x01000000>; + alignment =3D <0x01000000>; + compatible =3D "shared-dma-pool"; + reusable; + }; + + video_engine_memory: jpegbuffer { + size =3D <0x02000000>; /* 32M */ + alignment =3D <0x01000000>; + compatible =3D "shared-dma-pool"; + reusable; + }; + }; + + leds { + compatible =3D "gpio-leds"; + led-0 { + label =3D "uid_led"; + gpios =3D <&sgpiom0 27 GPIO_ACTIVE_LOW>; + }; + led-1 { + label =3D "fault_led"; + gpios =3D <&sgpiom0 29 GPIO_ACTIVE_LOW>; + }; + led-2 { + label =3D "power_led"; + gpios =3D <&sgpiom0 31 GPIO_ACTIVE_LOW>; + }; + }; + + buttons { + button-power { + label =3D "power-btn"; + gpio =3D <&sgpiom0 156 GPIO_ACTIVE_LOW>; + }; + button-uid { + label =3D "uid-btn"; + gpio =3D <&sgpiom0 154 GPIO_ACTIVE_LOW>; + }; + }; +}; + +// Enable Primary flash on FMC for bring up activity +&fmc { + status =3D "okay"; + flash@0 { + status =3D "okay"; + compatible =3D "jedec,spi-nor"; + label =3D "bmc"; + spi-max-frequency =3D <50000000>; + partitions { + compatible =3D "fixed-partitions"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + u-boot@0 { + // 896KB + reg =3D <0x0 0xe0000>; + label =3D "u-boot"; + }; + + kernel@100000 { + // 9MB + reg =3D <0x100000 0x900000>; + label =3D "kernel"; + }; + + rofs@a00000 { + // 55292KB (extends to end of 64MB SPI - 4KB) + reg =3D <0xa00000 0x35FF000>; + label =3D "rofs"; + }; + }; + }; +}; + +&spi2 { + status =3D "okay"; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_spi2_default>; + + // Data SPI is 64MB in size + flash@0 { + status =3D "okay"; + label =3D "config"; + spi-max-frequency =3D <50000000>; + partitions { + compatible =3D "fixed-partitions"; + #address-cells =3D <1>; + #size-cells =3D <1>; + + u-boot-env@0 { + // 256KB + reg =3D <0x0 0x40000>; + label =3D "u-boot-env"; + }; + + rwfs@40000 { + // 16MB + reg =3D <0x40000 0x1000000>; + label =3D "rwfs"; + }; + + log@1040000 { + // 40MB + reg =3D <0x1040000 0x2800000>; + label =3D "log"; + }; + }; + }; +}; + +&uart1 { + status =3D "okay"; +}; + +&uart3 { + // Enabling SOL + status =3D "okay"; +}; + +&uart5 { + // BMC Debug Console + status =3D "okay"; +}; + +&uart_routing { + status =3D "okay"; +}; + +&mac2 { + status =3D "okay"; + phy-mode =3D "rmii"; + use-ncsi; + pinctrl-names =3D "default"; + pinctrl-0 =3D <&pinctrl_rmii3_default>; +}; + +/* + * Enable USB port A as device (via the virtual hub) to host + */ +&vhub { + status =3D "okay"; +}; + +&video { + status =3D "okay"; + memory-region =3D <&video_engine_memory>; +}; + +// USB 2.0 to HMC, on USB Port B +&ehci1 { + status =3D "okay"; +}; + +// USB 1.0 +&uhci { + status =3D "okay"; +}; + +&sgpiom0 { + status=3D"okay"; + ngpios =3D <128>; + gpio-line-names =3D + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "RUN_POWER_FAULT_L-I","SYS_RST_IN_L-O", + "RUN_POWER_PG-I","PWR_BRAKE_L-O", + "SYS_RST_OUT_L-I","RUN_POWER_EN-O", + "L0L1_RST_REQ_OUT_L-I","SHDN_FORCE_L-O", + "L2_RST_REQ_OUT_L-I","SHDN_REQ_L-O", + "SHDN_OK_L-I","UID_LED_N-O", + "BMC_I2C1_FPGA_ALERT_L-I","SYS_FAULT_LED_N-O", + "BMC_I2C0_FPGA_ALERT_L-I","PWR_LED_N-O", + "FPGA_RSVD_FFU3-I","", + "FPGA_RSVD_FFU2-I","", + "FPGA_RSVD_FFU1-I","", + "FPGA_RSVD_FFU0-I","BMC_I2C_SSIF_ALERT_L-O", + "CPU_BOOT_DONE-I","JTAG_MUX_SELECT-O", + "SPI_BMC_FPGA_INT_L-I","RTC_CLR_L-O", + "THERM_BB_WARN_L-I","UART_MUX_SEL-O", + "THERM_BB_OVERT_L-I","", + "CPU0_UPHY3_PRSNT1_L-I","IOBRD0_RUN_POWER_EN-O", + "CPU0_UPHY3_PRSNT0_L-I","IOBRD1_RUN_POWER_EN-O", + "CPU0_UPHY2_PRSNT1_L-I","FPGA_RSVD_FFU4-O", + "CPU0_UPHY2_PRSNT0_L-I","FPGA_RSVD_FFU5-O", + "CPU0_UPHY1_PRSNT1_L-I","FPGA_RSVD_FFU6-O", + "CPU0_UPHY1_PRSNT0_L-I","FPGA_RSVD_FFU7-O", + "CPU0_UPHY0_PRSNT1_L-I","RSVD_NV_PLT_DETECT-O", + "CPU0_UPHY0_PRSNT0_L-I","SPI1_INT_L-O", + "CPU1_UPHY3_PRSNT1_L-I","", + "CPU1_UPHY3_PRSNT0_L-I","HMC_EROT_MUX_STATUS", + "CPU1_UPHY2_PRSNT1_L-I","", + "CPU1_UPHY2_PRSNT0_L-I","", + "CPU1_UPHY1_PRSNT1_L-I","", + "CPU1_UPHY1_PRSNT0_L-I","", + "CPU1_UPHY0_PRSNT1_L-I","", + "CPU1_UPHY0_PRSNT0_L-I","", + "FAN1_PRESENT_L-I","", + "FAN0_PRESENT_L-I","", + "","", + "IPEX_CABLE_PRSNT_L-I","", + "M2_1_PRSNT_L-I","", + "M2_0_PRSNT_L-I","", + "CPU1_UPHY4_PRSNT1_L-I","", + "CPU0_UPHY4_PRSNT0_L-I","", + "","", + "I2C_RTC_ALERT_L-I","", + "FAN7_PRESENT_L-I","", + "FAN6_PRESENT_L-I","", + "FAN5_PRESENT_L-I","", + "FAN4_PRESENT_L-I","", + "FAN3_PRESENT_L-I","", + "FAN2_PRESENT_L-I","", + "IOBRD0_IOX_INT_L-I","", + "IOBRD1_PRSNT_L-I","", + "IOBRD0_PRSNT_L-I","", + "IOBRD1_PWR_GOOD-I","", + "IOBRD0_PWR_GOOD-I","", + "","", + "","", + "FAN_FAIL_IN_L-I","", + "","", + "","", + "","", + "PDB_CABLE_PRESENT_L-I","", + "","", + "CHASSIS_PWR_BRK_L-I","", + "","", + "IOBRD1_IOX_INT_L-I","", + "10GBE_SMBALRT_L-I","", + "PCIE_WAKE_L-I","", + "I2C_M21_ALERT_L-I","", + "I2C_M20_ALERT_L-I","", + "TRAY_FAST_SHDN_L-I","", + "UID_BTN_N-I","", + "PWR_BTN_L-I","", + "PSU_SMB_ALERT_L-I","", + "","", + "","", + "NODE_LOC_ID[0]-I","", + "NODE_LOC_ID[1]-I","", + "NODE_LOC_ID[2]-I","", + "NODE_LOC_ID[3]-I","", + "NODE_LOC_ID[4]-I","", + "NODE_LOC_ID[5]-I","", + "FAN10_PRESENT_L-I","", + "FAN9_PRESENT_L-I","", + "FAN8_PRESENT_L-I","", + "FPGA1_READY_HMC-I","", + "DP_HPD-I","", + "HMC_I2C3_FPGA_ALERT_L-I","", + "HMC_I2C2_FPGA_ALERT_L-I","", + "FPGA0_READY_HMC-I","", + "","", + "","", + "","", + "","", + "LEAK_DETECT_ALERT_L-I","", + "MOD1_B2B_CABLE_PRESENT_L-I","", + "MOD1_CLINK_CABLE_PRESENT_L-I","", + "FAN11_PRESENT_L-I","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "","", + "RSVD_SGPIO_IN_CRC[0]","RSVD_SGPIO_O_CRC[7]", + "RSVD_SGPIO_IN_CRC[1]","RSVD_SGPIO_O_CRC[6]", + "RSVD_SGPIO_IN_CRC[2]","RSVD_SGPIO_O_CRC[5]", + "RSVD_SGPIO_IN_CRC[3]","RSVD_SGPIO_O_CRC[4]", + "RSVD_SGPIO_IN_CRC[4]","RSVD_SGPIO_O_CRC[3]", + "RSVD_SGPIO_IN_CRC[5]","RSVD_SGPIO_O_CRC[2]", + "RSVD_SGPIO_IN_CRC[6]","RSVD_SGPIO_O_CRC[1]", + "RSVD_SGPIO_IN_CRC[7]","RSVD_SGPIO_O_CRC[0]"; +}; + +// I2C1, SSIF IPMI interface +&i2c0 { + status =3D "okay"; + clock-frequency =3D <400000>; + + ssif-bmc@10 { + compatible =3D "ssif-bmc"; + reg =3D <0x10>; + }; +}; + +// I2C2 +// BMC_I2C1_FPGA - Secondary FPGA +// HMC EROT +&i2c1 { + status =3D "okay"; + clock-frequency =3D <400000>; + multi-master; +}; + +// I2C3 +// BMC_I2C0_FPGA - Primary FPGA +// HMC FRU EEPROM +&i2c2 { + status =3D "okay"; + clock-frequency =3D <400000>; + multi-master; +}; + +// I2C4 +&i2c3 { + status =3D "disabled"; +}; + +// I2C5 +// RTC Driver +// IO Expander +&i2c4 { + status =3D "okay"; + clock-frequency =3D <400000>; + + // Module 0, Expander @0x21 + exp4: gpio@21 { + compatible =3D "nxp,pca9555"; + reg =3D <0x21>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&gpio1>; + interrupts =3D ; + gpio-line-names =3D + "RTC_MUX_SEL-O", + "PCI_MUX_SEL-O", + "TPM_MUX_SEL-O", + "FAN_MUX-SEL-O", + "SGMII_MUX_SEL-O", + "DP_MUX_SEL-O", + "UPHY3_USB_SEL-O", + "NCSI_MUX_SEL-O", + "BMC_PHY_RST-O", + "RTC_CLR_L-O", + "BMC_12V_CTRL-O", + "PS_RUN_IO0_PG-I", + "", + "", + "", + ""; + }; +}; + +// I2C6 +// Module 0/1 I2C MUX x3 +&i2c5 { + status =3D "okay"; + clock-frequency =3D <400000>; + multi-master; + + i2c-mux@71 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x71>; + i2c-mux-idle-disconnect; + + imux16: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + imux17: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + + i2c-mux@74 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x74>; + i2c-mux-idle-disconnect; + + i2c17mux0: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + i2c17mux1: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + }; + + i2c17mux2: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + i2c17mux3: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; + }; + + imux18: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + imux19: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; + + i2c-mux@72 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x72>; + i2c-mux-idle-disconnect; + + imux20: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + imux21: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + + gpio@21 { + compatible =3D "nxp,pca9555"; + reg =3D <0x21>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-line-names =3D + "RST_CX_0_L-O", + "RST_CX_1_L-O", + "CX0_SSD0_PRSNT_L-I", + "CX1_SSD1_PRSNT_L-I", + "CX_BOOT_CMPLT_CX0-I", + "CX_BOOT_CMPLT_CX1-I", + "CX_TWARN_CX0_L-I", + "CX_TWARN_CX1_L-I", + "CX_OVT_SHDN_CX0-I", + "CX_OVT_SHDN_CX1-I", + "FNP_L_CX0-O", + "FNP_L_CX1-O", + "", + "MCU_GPIO-I", + "MCU_RST_N-O", + "MCU_RECOVERY_N-O"; + }; + }; + + imux22: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + imux23: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; + + i2c-mux@73 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x73>; + i2c-mux-idle-disconnect; + + imux24: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + imux25: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + + i2c-mux@70 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x70>; + i2c-mux-idle-disconnect; + + i2c25mux0: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + i2c25mux1: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + }; + + i2c25mux2: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + i2c25mux3: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; + }; + + imux26: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + imux27: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; + + i2c-mux@75 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x75>; + i2c-mux-idle-disconnect; + + imux28: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + imux29: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + + i2c-mux@74 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x74>; + i2c-mux-idle-disconnect; + + i2c29mux0: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + i2c29mux1: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + }; + + i2c29mux2: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + i2c29mux3: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; + }; + + imux30: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + imux31: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; + + i2c-mux@76 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x76>; + i2c-mux-idle-disconnect; + + imux32: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + imux33: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + + gpio@21 { + compatible =3D "nxp,pca9555"; + reg =3D <0x21>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-line-names =3D + "SEC_RST_CX_0_L-O", + "SEC_RST_CX_1_L-O", + "SEC_CX0_SSD0_PRSNT_L-I", + "SEC_CX1_SSD1_PRSNT_L-I", + "SEC_CX_BOOT_CMPLT_CX0-I", + "SEC_CX_BOOT_CMPLT_CX1-I", + "SEC_CX_TWARN_CX0_L-I", + "SEC_CX_TWARN_CX1_L-I", + "SEC_CX_OVT_SHDN_CX0-I", + "SEC_CX_OVT_SHDN_CX1-I", + "SEC_FNP_L_CX0-O", + "SEC_FNP_L_CX1-O", + "", + "SEC_MCU_GPIO-I", + "SEC_MCU_RST_N-O", + "SEC_MCU_RECOVERY_N-O"; + }; + }; + + imux34: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + imux35: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; + + i2c-mux@77 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x77>; + i2c-mux-idle-disconnect; + + imux36: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + imux37: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + }; + + imux38: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + imux39: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; +}; + +// I2C7 +// Module 0/1 Leak Sensors +// Module 0/1 Fan Controllers +&i2c6 { + status =3D "okay"; + clock-frequency =3D <400000>; + + pmic@12 { + compatible =3D "ti,lm5066i"; + reg =3D <0x12>; + shunt-resistor-micro-ohms =3D <190>; + status =3D "okay"; + }; + + pmic@14 { + compatible =3D "ti,lm5066i"; + reg =3D <0x14>; + shunt-resistor-micro-ohms =3D <190>; + status =3D "okay"; + }; + + pwm@20 { + compatible =3D "maxim,max31790"; + reg =3D <0x20>; + }; + + pwm@23 { + compatible =3D "maxim,max31790"; + reg =3D <0x23>; + }; + + pwm@2c { + compatible =3D "maxim,max31790"; + reg =3D <0x2c>; + }; + + pwm@2f { + compatible =3D "maxim,max31790"; + reg =3D <0x2f>; + }; +}; + +// I2C9 +// M.2 +&i2c8 { + status =3D "okay"; + clock-frequency =3D <400000>; + multi-master; +}; + +// I2C10 +// HMC IO Expander +// Module 0/1 IO Expanders +&i2c9 { + status =3D "okay"; + clock-frequency =3D <400000>; + + // Module 0, Expander @0x20 + exp0: gpio@20 { + compatible =3D "nxp,pca9555"; + reg =3D <0x20>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&gpio1>; + interrupts =3D ; + gpio-line-names =3D + "FPGA_THERM_OVERT_L-I", + "FPGA_READY_BMC-I", + "HMC_BMC_DETECT-O", + "HMC_PGOOD-O", + "", + "BMC_STBY_CYCLE-O", + "FPGA_EROT_FATAL_ERROR_L-I", + "WP_HW_EXT_CTRL_L-O", + "EROT_FPGA_RST_L-O", + "FPGA_EROT_RECOVERY_L-O", + "BMC_EROT_FPGA_SPI_MUX_SEL-O", + "USB_HUB_RESET_L-O", + "NCSI_CS1_SEL-O", + "SGPIO_EN_L-O", + "B2B_IOEXP_INT_L-I", + "I2C_BUS_MUX_RESET_L-O"; + }; + + // Module 1, Expander @0x21 + exp1: gpio@21 { + compatible =3D "nxp,pca9555"; + reg =3D <0x21>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&gpio1>; + interrupts =3D ; + gpio-line-names =3D + "SEC_FPGA_THERM_OVERT_L-I", + "SEC_FPGA_READY_BMC-I", + "", + "", + "", + "", + "SEC_FPGA_EROT_FATAL_ERROR_L-I", + "SEC_WP_HW_EXT_CTRL_L-O", + "SEC_EROT_FPGA_RST_L-O", + "SEC_FPGA_EROT_RECOVERY_L-O", + "SEC_BMC_EROT_FPGA_SPI_MUX_SEL-O", + "SEC_USB2_HUB_RST_L-O", + "", + "", + "", + "SEC_I2C_BUS_MUX_RESET_L-O"; + }; + + // HMC Expander @0x27 + exp2: gpio@27 { + compatible =3D "nxp,pca9555"; + reg =3D <0x27>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&gpio1>; + interrupts =3D ; + gpio-line-names =3D + "HMC_PRSNT_L-I", + "HMC_READY-I", + "HMC_EROT_FATAL_ERROR_L-I", + "I2C_MUX_SEL-O", + "HMC_EROT_SPI_MUX_SEL-O", + "HMC_EROT_RECOVERY_L-O", + "HMC_EROT_RST_L-O", + "GLOBAL_WP_HMC-O", + "FPGA_RST_L-O", + "USB2_HUB_RST-O", + "CPU_UART_MUX_SEL-O", + "", + "", + "", + "", + ""; + }; + + // HMC Expander @0x74 + exp3: gpio@74 { + compatible =3D "nxp,pca9555"; + reg =3D <0x74>; + gpio-controller; + #gpio-cells =3D <2>; + interrupt-controller; + #interrupt-cells =3D <2>; + interrupt-parent =3D <&gpio1>; + interrupts =3D ; + gpio-line-names =3D + "IOB_PRSNT_L", + "IOB_DP_HPD", + "IOX_BMC_RESET", + "IOB_IOEXP_INT_L", + "IOB_UID_LED_L", + "IOB_UID_BTN_L", + "IOB_SYS_RST_BTN_L", + "IOB_PWR_LED_L", + "IOB_PWR_BTN_L", + "IOB_PHY_RST", + "CPLD_JTAG_MUX_SEL", + "", + "", + "", + "", + ""; + }; +}; + +// I2C11 +// BMC FRU EEPROM +// BMC Temp Sensor +&i2c10 { + status =3D "okay"; + clock-frequency =3D <400000>; + + // BMC FRU EEPROM - 256 bytes + eeprom@50 { + compatible =3D "atmel,24c02"; + reg =3D <0x50>; + pagesize =3D <8>; + }; +}; + +// I2C12 +&i2c11 { + status =3D "disabled"; +}; + +// I2C13 +&i2c12 { + status =3D "disabled"; +}; + +// I2C14 +// Module 0 UPHY3 SMBus +&i2c13 { + status =3D "disabled"; +}; + +// I2C15 +// Module 1 UPHY3 SMBus +&i2c14 { + status =3D "okay"; + clock-frequency =3D <100000>; + multi-master; + + //E1.S drive slot 0-3 + i2c-mux@77 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x77>; + i2c-mux-idle-disconnect; + + e1si2c0: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + e1si2c1: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + }; + + e1si2c2: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + e1si2c3: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; +}; + +// I2C16 +&i2c15 { + status =3D "okay"; + clock-frequency =3D <100000>; + multi-master; + + //E1.S drive slot 4-7 + i2c-mux@77 { + compatible =3D "nxp,pca9546"; + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0x77>; + i2c-mux-idle-disconnect; + + e1si2c4: i2c@0 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <0>; + }; + + e1si2c5: i2c@1 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <1>; + }; + + e1si2c6: i2c@2 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <2>; + }; + + e1si2c7: i2c@3 { + #address-cells =3D <1>; + #size-cells =3D <0>; + reg =3D <3>; + }; + }; +}; + +&rng { + status =3D "okay"; +}; + +&gpio0 { + gpio-line-names =3D + /*A0-A7*/ "", "", "", "", "", "", "", "", + /*B0-B7*/ "", "", "", "", "", "", "", "", + /*C0-C7*/ "SGPIO_I2C_MUX_SEL-O", "", "", "", "", "", "", "", + /*D0-D7*/ "", "", "", "UART1_MUX_SEL-O", "", "FPGA_PEX_RST_L-O", "", "", + /*E0-E7*/ "RTL8221_PHY_RST_L-O", "RTL8211_PHY_INT_L-I", "", "UART3_MUX_S= EL-O", + "", "", "", "SGPIO_BMC_EN-O", + /*F0-F7*/ "", "", "", "", "", "", "", "", + /*G0-G7*/ "", "", "", "", "", "", "", "", + /*H0-H7*/ "", "", "", "", "", "", "", "", + /*I0-I7*/ "", "", "", "", "", "QSPI2_RST_L-O", "GLOBAL_WP_BMC-O", "BMC_D= DR4_TEN-O", + /*J0-J7*/ "", "", "", "", "", "", "", "", + /*K0-K7*/ "", "", "", "", "", "", "", "", + /*L0-L7*/ "", "", "", "", "", "", "", "", + /*M0-M7*/ "PCIE_EP_RST_EN-O", "BMC_FRU_WP-O", "HMC_RESET_L-O", "STBY_POW= ER_EN-O", + "STBY_POWER_PG-I", "PCIE_EP_RST_L-O", "", "", + /*N0-N7*/ "", "", "", "", "", "", "", "", + /*O0-O7*/ "", "", "", "", "", "", "", "", + /*P0-P7*/ "", "", "", "", "", "", "", "", + /*Q0-Q7*/ "", "", "", "", "", "", "", "", + /*R0-R7*/ "", "", "", "", "", "", "", "", + /*S0-S7*/ "", "", "", "", "", "", "", "", + /*T0-T7*/ "", "", "", "", "", "", "", "", + /*U0-U7*/ "", "", "", "", "", "", "", "", + /*V0-V7*/ "AP_EROT_REQ-O", "EROT_AP_GNT-I", "", "","PCB_TEMP_ALERT-I", "= ","", "", + /*W0-W7*/ "", "", "", "", "", "", "", "", + /*X0-X7*/ "", "", "TPM_MUX_SEL-O", "", "", "", "", "", + /*Y0-Y7*/ "", "", "", "EMMC_RST-O", "","", "", "", + /*Z0-Z7*/ "BMC_READY-O","", "", "", "", "", "", ""; +}; + +&gpio1 { + /* 36 1.8V GPIOs */ + gpio-line-names =3D + /*A0-A7*/ "", "", "", "", "", "", "", "", + /*B0-B7*/ "", "", "", "", "", "", "IO_EXPANDER_INT_L-I","", + /*C0-C7*/ "", "", "", "", "", "", "", "", + /*D0-D7*/ "", "", "", "", "", "", "SPI_HOST_TPM_RST_L-O", "SPI_BMC_FPGA_= INT_L-I", + /*E0-E7*/ "", "", "", "", "", "", "", ""; +}; --=20 2.25.1