From nobody Wed May 14 01:36:49 2025
Received: from lelvem-ot01.ext.ti.com (lelvem-ot01.ext.ti.com [198.47.23.234])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 88B6E1FAC5F;
	Tue,  1 Apr 2025 11:41:34 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
 arc=none smtp.client-ip=198.47.23.234
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1743507696; cv=none;
 b=Ux90l3+SPJXTJC+jvOFUbGxRAH+YikBQnWyeG5jNvy0K5Plki3q5GbFVU/LgJL4sV0uCO167mO+b4A4RVK7Ep/WgqjRqoOVFQgKPj0h8m1llL3sdyQj5/Ko+FwCJAtn5CIarvScUrp5Vzi+IcaXPd2udoI6LiOqui4n/L1Mp85I=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1743507696; c=relaxed/simple;
	bh=H+Y6inorX1XMLubs9dP4QTAz+SbJh6QUjJyA0DckvVA=;
	h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type;
 b=OUkhJTqOHbhpD4A6/556AvIpUyedVT91EyXSYOmOdsTHJwTUyAb9kE7XioJU1EdE4jm+okWkUJlN2+TvjPyi3KIv0ZVN2jBICyECzgAGgIiDjaiGywLB3IofAlLGV8eOiQUL+Iqyqi3YbdErD+txscsaFKMhrGIehVd1NDpMH9Q=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=ti.com;
 spf=pass smtp.mailfrom=ti.com;
 dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=DIE/oo+a;
 arc=none smtp.client-ip=198.47.23.234
Authentication-Results: smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=ti.com
Authentication-Results: smtp.subspace.kernel.org;
 spf=pass smtp.mailfrom=ti.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="DIE/oo+a"
Received: from fllv0034.itg.ti.com ([10.64.40.246])
	by lelvem-ot01.ext.ti.com (8.15.2/8.15.2) with ESMTPS id 531Bf8We3088794
	(version=TLSv1.2 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);
	Tue, 1 Apr 2025 06:41:08 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;
	s=ti-com-17Q1; t=1743507668;
	bh=xehNX9F75Y+d8q5JxBHR/dVDBM27asphoKI6TKD5Qwo=;
	h=From:To:CC:Subject:Date:In-Reply-To:References;
	b=DIE/oo+aVZL4R50gKcIR7+bQp0lcPwrYrpjSiXSLy1WF4Adt0P/KUqoGXqlqO7YSb
	 v3TcOw4PpHzdzNSmcYDSPYzziISDIz3KfD9VA5ZyJjEWB41HE7j1hyiip0CNL4ggD5
	 nbtE8BM71GdVxqPoYTSCjIIa+k11KkXPUZvwlMpI=
Received: from DLEE105.ent.ti.com (dlee105.ent.ti.com [157.170.170.35])
	by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 531Bf833065343
	(version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL);
	Tue, 1 Apr 2025 06:41:08 -0500
Received: from DLEE104.ent.ti.com (157.170.170.34) by DLEE105.ent.ti.com
 (157.170.170.35) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 1
 Apr 2025 06:41:07 -0500
Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE104.ent.ti.com
 (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via
 Frontend Transport; Tue, 1 Apr 2025 06:41:07 -0500
Received: from abhilash-HP.dhcp.ti.com (abhilash-hp.dhcp.ti.com
 [172.24.227.115])
	by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 531Bevm1099961;
	Tue, 1 Apr 2025 06:41:04 -0500
From: Yemike Abhilash Chandra <y-abhilashchandra@ti.com>
To: <nm@ti.com>, <vigneshr@ti.com>
CC: <kristo@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,
        <conor+dt@kernel.org>, <vaishnav.a@ti.com>, <jai.luthra@linux.dev>,
        <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>,
        <imx@lists.linux.dev>, <linux-kernel@vger.kernel.org>,
        <u-kumar1@ti.com>, <y-abhilashchandra@ti.com>
Subject: [PATCH 1/5] arm64: dts: ti: j721e-sk: Add DT nodes for power
 regulators
Date: Tue, 1 Apr 2025 17:10:49 +0530
Message-ID: <20250401114053.229534-2-y-abhilashchandra@ti.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20250401114053.229534-1-y-abhilashchandra@ti.com>
References: <20250401114053.229534-1-y-abhilashchandra@ti.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea
Content-Type: text/plain; charset="utf-8"

Add device tree nodes for two power regulators on the J721E SK board.
vsys_5v0: A fixed regulator representing the 5V supply output from the
LM61460 and vdd_sd_dv: A GPIO-controlled TLV71033 regulator.

J721E-SK schematics: https://www.ti.com/lit/zip/sprr438
Signed-off-by: Yemike Abhilash Chandra <y-abhilashchandra@ti.com>
---
 arch/arm64/boot/dts/ti/k3-j721e-sk.dts | 31 ++++++++++++++++++++++++++
 1 file changed, 31 insertions(+)

diff --git a/arch/arm64/boot/dts/ti/k3-j721e-sk.dts b/arch/arm64/boot/dts/t=
i/k3-j721e-sk.dts
index 440ef57be294..4965957e6545 100644
--- a/arch/arm64/boot/dts/ti/k3-j721e-sk.dts
+++ b/arch/arm64/boot/dts/ti/k3-j721e-sk.dts
@@ -184,6 +184,17 @@ vsys_3v3: fixedregulator-vsys3v3 {
 		regulator-boot-on;
 	};
=20
+	vsys_5v0: fixedregulator-vsys5v0 {
+		/* Output of LM61460 */
+		compatible =3D "regulator-fixed";
+		regulator-name =3D "vsys_5v0";
+		regulator-min-microvolt =3D <5000000>;
+		regulator-max-microvolt =3D <5000000>;
+		vin-supply =3D <&vusb_main>;
+		regulator-always-on;
+		regulator-boot-on;
+	};
+
 	vdd_mmc1: fixedregulator-sd {
 		compatible =3D "regulator-fixed";
 		pinctrl-names =3D "default";
@@ -211,6 +222,20 @@ vdd_sd_dv_alt: gpio-regulator-tps659411 {
 			 <3300000 0x1>;
 	};
=20
+	vdd_sd_dv: gpio-regulator-TLV71033 {
+		compatible =3D "regulator-gpio";
+		pinctrl-names =3D "default";
+		pinctrl-0 =3D <&vdd_sd_dv_pins_default>;
+		regulator-name =3D "tlv71033";
+		regulator-min-microvolt =3D <1800000>;
+		regulator-max-microvolt =3D <3300000>;
+		regulator-boot-on;
+		vin-supply =3D <&vsys_5v0>;
+		gpios =3D <&main_gpio0 118 GPIO_ACTIVE_HIGH>;
+		states =3D <1800000 0x0>,
+			 <3300000 0x1>;
+	};
+
 	transceiver1: can-phy1 {
 		compatible =3D "ti,tcan1042";
 		#phy-cells =3D <0>;
@@ -613,6 +638,12 @@ J721E_WKUP_IOPAD(0xd4, PIN_OUTPUT, 7) /* (G26) WKUP_GP=
IO0_9 */
 		>;
 	};
=20
+	vdd_sd_dv_pins_default: vdd-sd-dv-default-pins {
+		pinctrl-single,pins =3D <
+			J721E_IOPAD(0x1dc, PIN_INPUT, 7) /* (Y1) SPI1_CLK.GPIO0_118 */
+		>;
+	};
+
 	wkup_uart0_pins_default: wkup-uart0-default-pins {
 		pinctrl-single,pins =3D <
 			J721E_WKUP_IOPAD(0xa0, PIN_INPUT, 0) /* (J29) WKUP_UART0_RXD */
--=20
2.34.1
From nobody Wed May 14 01:36:49 2025
Received: from fllvem-ot03.ext.ti.com (fllvem-ot03.ext.ti.com [198.47.19.245])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C568C1FCFE5;
	Tue,  1 Apr 2025 11:41:37 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
 arc=none smtp.client-ip=198.47.19.245
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1743507699; cv=none;
 b=L0LanWW53H7R7+zIM5x+maCZKhi89WXM1RqSPEovCCO48VdGeN1rh0sqNPxnYsdBd3TU34RNojga+JXv/RPjNwW22kDadyUTC8GQespbJIR0M7UiXLwVYY6C8eJRQTIYrjU0OQL/wBbv/l9MRYAuHUXfuAaiIMmUVAG8x9bWXVM=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1743507699; c=relaxed/simple;
	bh=eDCIllHqggDieIJ/yeHSZWBR69HgD+FZzbnsZsolEnM=;
	h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type;
 b=cwSSo/ex13Y82MO6JTgFAsViQNJH+FekzDCCFwbTFdjJZdqK1Xsk3CkgZ8bLTj3ue159Jfv9NPM7V6ik8/x0D4h5oHPVtZv1CrWzsqfK0EJX59zoq2xQRz0N5WqAJE72r9ayS+cuWuhlltR0QgwpBj1HF22ls33Z7Wf3TnWDa0w=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=ti.com;
 spf=pass smtp.mailfrom=ti.com;
 dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=PO0wv3nz;
 arc=none smtp.client-ip=198.47.19.245
Authentication-Results: smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=ti.com
Authentication-Results: smtp.subspace.kernel.org;
 spf=pass smtp.mailfrom=ti.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="PO0wv3nz"
Received: from fllv0035.itg.ti.com ([10.64.41.0])
	by fllvem-ot03.ext.ti.com (8.15.2/8.15.2) with ESMTPS id 531BfDLk2944050
	(version=TLSv1.2 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);
	Tue, 1 Apr 2025 06:41:13 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;
	s=ti-com-17Q1; t=1743507673;
	bh=quPP6tKWJM6CODzpaWhoH6LLEMm9iSJQyY37qq/ovWY=;
	h=From:To:CC:Subject:Date:In-Reply-To:References;
	b=PO0wv3nzsSvk/QnnTTbmVyrhzD8vjIX0eZJ5dGFoTMrp0lvHshoYIL0nZ1v7BjJ9M
	 J0PM0r5bmfvi8Kz4dNBw6NiadsudWDg9ervQCxGQ59qbymEVf+qituwSanHwLvneVM
	 iGXKZ7unUKrye8+KyuKzVuALSDoBcr0iKKYoJgZ4=
Received: from DLEE104.ent.ti.com (dlee104.ent.ti.com [157.170.170.34])
	by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 531BfDdA037745
	(version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL);
	Tue, 1 Apr 2025 06:41:13 -0500
Received: from DLEE108.ent.ti.com (157.170.170.38) by DLEE104.ent.ti.com
 (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 1
 Apr 2025 06:41:12 -0500
Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE108.ent.ti.com
 (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via
 Frontend Transport; Tue, 1 Apr 2025 06:41:12 -0500
Received: from abhilash-HP.dhcp.ti.com (abhilash-hp.dhcp.ti.com
 [172.24.227.115])
	by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 531Bevm2099961;
	Tue, 1 Apr 2025 06:41:09 -0500
From: Yemike Abhilash Chandra <y-abhilashchandra@ti.com>
To: <nm@ti.com>, <vigneshr@ti.com>
CC: <kristo@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,
        <conor+dt@kernel.org>, <vaishnav.a@ti.com>, <jai.luthra@linux.dev>,
        <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>,
        <imx@lists.linux.dev>, <linux-kernel@vger.kernel.org>,
        <u-kumar1@ti.com>, <y-abhilashchandra@ti.com>
Subject: [PATCH 2/5] arm64: dts: ti: am68-sk: Fix power regulator hierarchy
Date: Tue, 1 Apr 2025 17:10:50 +0530
Message-ID: <20250401114053.229534-3-y-abhilashchandra@ti.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20250401114053.229534-1-y-abhilashchandra@ti.com>
References: <20250401114053.229534-1-y-abhilashchandra@ti.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea
Content-Type: text/plain; charset="utf-8"

Add a fixed regulator node for the LM61460 5V supply on the AM68 SK and
fix the vin-supply for the TLV71033 regulator on AM68-SK by updating it
from vsys_3v3 to vsys_5v0 to match the schematics.

AM68-SK schematics: https://www.ti.com/lit/zip/sprr463
Fixes: a266c180b398 ("arm64: dts: ti: k3-am68-sk: Add support for AM68 SK b=
ase board")
Signed-off-by: Yemike Abhilash Chandra <y-abhilashchandra@ti.com>
---
 arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts | 13 ++++++++++++-
 1 file changed, 12 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts b/arch/arm64/=
boot/dts/ti/k3-am68-sk-base-board.dts
index 11522b36e0ce..5fa70a874d7b 100644
--- a/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts
+++ b/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts
@@ -44,6 +44,17 @@ vusb_main: regulator-vusb-main5v0 {
 		regulator-boot-on;
 	};
=20
+	vsys_5v0: regulator-vsys5v0 {
+		/* Output of LM61460 */
+		compatible =3D "regulator-fixed";
+		regulator-name =3D "vsys_5v0";
+		regulator-min-microvolt =3D <5000000>;
+		regulator-max-microvolt =3D <5000000>;
+		vin-supply =3D <&vusb_main>;
+		regulator-always-on;
+		regulator-boot-on;
+	};
+
 	vsys_3v3: regulator-vsys3v3 {
 		/* Output of LM5141 */
 		compatible =3D "regulator-fixed";
@@ -76,7 +87,7 @@ vdd_sd_dv: regulator-tlv71033 {
 		regulator-min-microvolt =3D <1800000>;
 		regulator-max-microvolt =3D <3300000>;
 		regulator-boot-on;
-		vin-supply =3D <&vsys_3v3>;
+		vin-supply =3D <&vsys_5v0>;
 		gpios =3D <&main_gpio0 49 GPIO_ACTIVE_HIGH>;
 		states =3D <1800000 0x0>,
 			 <3300000 0x1>;
--=20
2.34.1
From nobody Wed May 14 01:36:49 2025
Received: from fllvem-ot03.ext.ti.com (fllvem-ot03.ext.ti.com [198.47.19.245])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id D0B3C1FDE07;
	Tue,  1 Apr 2025 11:41:41 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
 arc=none smtp.client-ip=198.47.19.245
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1743507703; cv=none;
 b=ukGnetJgiVfedc2I8pzOZCaMQPhKUlmBtfcw5O+GOfNhPORCo403mV5u6e758BxNUk8wvOBDTWcuGhDuJzhLwJj4LmpfODEo8YM8dBdBTyQxZDP3ZN8t9vUXgFJCnZKxiuwkeVqJemdC5QKTaU1QhOvypJ97sm3ACKNjpbJeWuo=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1743507703; c=relaxed/simple;
	bh=mFxbcEcJK5mXXrxhzDFdtvBmv9WiV780Rfpl/cehQZk=;
	h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type;
 b=UcHT0bmrLhc0adFXX9RtoyhFv0FEHlCy1BOILpAgrSD0O2HBNkrl14DRsDs+I1Z7FHrNxTXbPwYu+RNK6zdhI59ZOLGquwCLrBD454REIsnLql5g1Q0/zCltlbLLOlfgeoA+2/KhpE0mge1m1mYxgm9RVvBkvRV1acCPOLpBbn4=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=ti.com;
 spf=pass smtp.mailfrom=ti.com;
 dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=PE5Q8jaG;
 arc=none smtp.client-ip=198.47.19.245
Authentication-Results: smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=ti.com
Authentication-Results: smtp.subspace.kernel.org;
 spf=pass smtp.mailfrom=ti.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="PE5Q8jaG"
Received: from lelv0266.itg.ti.com ([10.180.67.225])
	by fllvem-ot03.ext.ti.com (8.15.2/8.15.2) with ESMTPS id 531BfIS42944054
	(version=TLSv1.2 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=NO);
	Tue, 1 Apr 2025 06:41:18 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;
	s=ti-com-17Q1; t=1743507678;
	bh=TLGX6SQ0Fayxabbc/NePJCcKcTirZ+RKWJn3EJSTPRQ=;
	h=From:To:CC:Subject:Date:In-Reply-To:References;
	b=PE5Q8jaGXz7n8XHqsa7IWy2FQUTZ6SGjYvt7NODv0Ww7svX97wxf/Gd/H0tLAIPSq
	 /JXa7KSotGO20Z0dclMCpTwRzUk+7ZvvmObiZbjP/fOCjQ5NHfNF/ykbOUCJf/nJ+O
	 tSL5nH2yuKwcrN+9sbdN6bJ9vqaxd6/P0F+OZhfQ=
Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33])
	by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTP id 531BfInt020967;
	Tue, 1 Apr 2025 06:41:18 -0500
Received: from DLEE115.ent.ti.com (157.170.170.26) by DLEE103.ent.ti.com
 (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 1
 Apr 2025 06:41:17 -0500
Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE115.ent.ti.com
 (157.170.170.26) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via
 Frontend Transport; Tue, 1 Apr 2025 06:41:17 -0500
Received: from abhilash-HP.dhcp.ti.com (abhilash-hp.dhcp.ti.com
 [172.24.227.115])
	by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 531Bevm3099961;
	Tue, 1 Apr 2025 06:41:14 -0500
From: Yemike Abhilash Chandra <y-abhilashchandra@ti.com>
To: <nm@ti.com>, <vigneshr@ti.com>
CC: <kristo@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,
        <conor+dt@kernel.org>, <vaishnav.a@ti.com>, <jai.luthra@linux.dev>,
        <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>,
        <imx@lists.linux.dev>, <linux-kernel@vger.kernel.org>,
        <u-kumar1@ti.com>, <y-abhilashchandra@ti.com>
Subject: [PATCH 3/5] arm64: dts: ti: k3-j721e-sk: Fix dtbs_check warnings in
 IMX219 overlay
Date: Tue, 1 Apr 2025 17:10:51 +0530
Message-ID: <20250401114053.229534-4-y-abhilashchandra@ti.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20250401114053.229534-1-y-abhilashchandra@ti.com>
References: <20250401114053.229534-1-y-abhilashchandra@ti.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea
Content-Type: text/plain; charset="utf-8"

The device tree bindings mandate three regulator nodes for the IMX219
sensor: VANA (analog), VDIG (digital core), and VDDL (digital I/O). Add the
necessary regulator nodes in the device tree overlay and also the device
tree bindings do not include a clock-names property. Remove the incorrectly
added clock-names entry to avoid dtbs_check warnings.

Fixes: f767eb918096 ("arm64: dts: ti: k3-j721e-sk: Add overlay for IMX219")
Signed-off-by: Yemike Abhilash Chandra <y-abhilashchandra@ti.com>
---
 .../dts/ti/k3-j721e-sk-csi2-dual-imx219.dtso  | 35 +++++++++++++++++--
 1 file changed, 33 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/ti/k3-j721e-sk-csi2-dual-imx219.dtso b/arc=
h/arm64/boot/dts/ti/k3-j721e-sk-csi2-dual-imx219.dtso
index 47bb5480b5b0..4eb3cffab032 100644
--- a/arch/arm64/boot/dts/ti/k3-j721e-sk-csi2-dual-imx219.dtso
+++ b/arch/arm64/boot/dts/ti/k3-j721e-sk-csi2-dual-imx219.dtso
@@ -19,6 +19,33 @@ clk_imx219_fixed: imx219-xclk {
 		#clock-cells =3D <0>;
 		clock-frequency =3D <24000000>;
 	};
+
+	reg_2p8v: regulator-2p8v {
+		compatible =3D "regulator-fixed";
+		regulator-name =3D "2P8V";
+		regulator-min-microvolt =3D <2800000>;
+		regulator-max-microvolt =3D <2800000>;
+		vin-supply =3D <&vdd_sd_dv>;
+		regulator-always-on;
+	};
+
+	reg_1p8v: regulator-1p8v {
+		compatible =3D "regulator-fixed";
+		regulator-name =3D "1P8V";
+		regulator-min-microvolt =3D <1800000>;
+		regulator-max-microvolt =3D <1800000>;
+		vin-supply =3D <&vdd_sd_dv>;
+		regulator-always-on;
+	};
+
+	reg_1p2v: regulator-1p2v {
+		compatible =3D "regulator-fixed";
+		regulator-name =3D "1P2V";
+		regulator-min-microvolt =3D <1200000>;
+		regulator-max-microvolt =3D <1200000>;
+		vin-supply =3D <&vdd_sd_dv>;
+		regulator-always-on;
+	};
 };
=20
 &csi_mux {
@@ -34,7 +61,9 @@ imx219_0: imx219-0@10 {
 		reg =3D <0x10>;
=20
 		clocks =3D <&clk_imx219_fixed>;
-		clock-names =3D "xclk";
+		VANA-supply =3D <&reg_2p8v>;
+		VDIG-supply =3D <&reg_1p8v>;
+		VDDL-supply =3D <&reg_1p2v>;
=20
 		port {
 			csi2_cam0: endpoint {
@@ -56,7 +85,9 @@ imx219_1: imx219-1@10 {
 		reg =3D <0x10>;
=20
 		clocks =3D <&clk_imx219_fixed>;
-		clock-names =3D "xclk";
+		VANA-supply =3D <&reg_2p8v>;
+		VDIG-supply =3D <&reg_1p8v>;
+		VDDL-supply =3D <&reg_1p2v>;
=20
 		port {
 			csi2_cam1: endpoint {
--=20
2.34.1
From nobody Wed May 14 01:36:49 2025
Received: from lelvem-ot02.ext.ti.com (lelvem-ot02.ext.ti.com [198.47.23.235])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id D19A31F12F1;
	Tue,  1 Apr 2025 11:41:57 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
 arc=none smtp.client-ip=198.47.23.235
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1743507719; cv=none;
 b=QgthpJrLA+50tm1OpGMgsPTFpBuTCXwNHn5Sfjau8pkQ51yku5Cv8N8o68Z+Zepu+FP+pZkcRenM7OHYhxhO35Ze2S4J9afTBzxXr3nxcFxtrQrMIDVcoWVll/MMDdbdZ1DJs422JSMg66bREK1mTNQOAPjJj/CfHzTCKIwM6Wk=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1743507719; c=relaxed/simple;
	bh=WW2thohQUypeCDl+pZKBzRL9fDDiLQ40+CIeZ/GqJy4=;
	h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type;
 b=Bp1C/ZR3SUFMvmtWUvqvocWojzadbNbTqCeCNj6X1m1Z2PUaTID3ynaVBLx8B5dWhnroUJA3iK+dkJ0u58HlX60Bi0F0j+Oepo5+rJjgsALV7lbvnZ5o8DgJ5gnipR+UrI8Y6UvEM9U3aUFHrr1NE7PTSy2baSDE/jNe6KnNSyc=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=ti.com;
 spf=pass smtp.mailfrom=ti.com;
 dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=U2Dz3VS6;
 arc=none smtp.client-ip=198.47.23.235
Authentication-Results: smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=ti.com
Authentication-Results: smtp.subspace.kernel.org;
 spf=pass smtp.mailfrom=ti.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="U2Dz3VS6"
Received: from fllv0034.itg.ti.com ([10.64.40.246])
	by lelvem-ot02.ext.ti.com (8.15.2/8.15.2) with ESMTPS id 531BfNia3601592
	(version=TLSv1.2 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);
	Tue, 1 Apr 2025 06:41:23 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;
	s=ti-com-17Q1; t=1743507683;
	bh=+vk5C8ntbZPIMi2E8R0MSXO+ugQ7pL3SiOiAdSg40FQ=;
	h=From:To:CC:Subject:Date:In-Reply-To:References;
	b=U2Dz3VS6mERSkVnDcLSDBScvnsFi2Qdzlne++2+FKPxHxq7AdlfWDsNUOh+pvYir3
	 5seLRZAqsR7w0gDVvDDJs+n7TJqrgDfiqrP8edgsaVF3JqkZTifVWB/NR/UE3/okr/
	 b03h/HeQJZrnQNuVFcK0RiwzyWWCzOt67qgtws+s=
Received: from DLEE108.ent.ti.com (dlee108.ent.ti.com [157.170.170.38])
	by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 531BfNJe065442
	(version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL);
	Tue, 1 Apr 2025 06:41:23 -0500
Received: from DLEE110.ent.ti.com (157.170.170.21) by DLEE108.ent.ti.com
 (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 1
 Apr 2025 06:41:22 -0500
Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DLEE110.ent.ti.com
 (157.170.170.21) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via
 Frontend Transport; Tue, 1 Apr 2025 06:41:22 -0500
Received: from abhilash-HP.dhcp.ti.com (abhilash-hp.dhcp.ti.com
 [172.24.227.115])
	by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 531Bevm4099961;
	Tue, 1 Apr 2025 06:41:19 -0500
From: Yemike Abhilash Chandra <y-abhilashchandra@ti.com>
To: <nm@ti.com>, <vigneshr@ti.com>
CC: <kristo@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,
        <conor+dt@kernel.org>, <vaishnav.a@ti.com>, <jai.luthra@linux.dev>,
        <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>,
        <imx@lists.linux.dev>, <linux-kernel@vger.kernel.org>,
        <u-kumar1@ti.com>, <y-abhilashchandra@ti.com>
Subject: [PATCH 4/5] arm64: dts: ti: k3-am62x: Fix a few minor dtbs_check
 warnings in IMX219 overlay
Date: Tue, 1 Apr 2025 17:10:52 +0530
Message-ID: <20250401114053.229534-5-y-abhilashchandra@ti.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20250401114053.229534-1-y-abhilashchandra@ti.com>
References: <20250401114053.229534-1-y-abhilashchandra@ti.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea
Content-Type: text/plain; charset="utf-8"

The IMX219 sensor device tree bindings do not include a clock-names
property. Remove the incorrectly added clock-names entry and also the
device tree incorrectly defined an I2C switch instead of an I2C mux.
According to the DT bindings, the correct terminology and node definition
should use "i2c-mux" instead of "i2c-switch". Hence, update the same to
avoid dtbs_check warnings.

Fixes: 4111db03dc05 ("arm64: dts: ti: k3-am62x: Add overlay for IMX219")
Signed-off-by: Yemike Abhilash Chandra <y-abhilashchandra@ti.com>
---
 arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-imx219.dtso | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-imx219.dtso b/arch/arm=
64/boot/dts/ti/k3-am62x-sk-csi2-imx219.dtso
index 76ca02127f95..dd090813a32d 100644
--- a/arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-imx219.dtso
+++ b/arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-imx219.dtso
@@ -22,7 +22,7 @@ &main_i2c2 {
 	#size-cells =3D <0>;
 	status =3D "okay";
=20
-	i2c-switch@71 {
+	i2c-mux@71 {
 		compatible =3D "nxp,pca9543";
 		#address-cells =3D <1>;
 		#size-cells =3D <0>;
@@ -39,7 +39,6 @@ ov5640: camera@10 {
 				reg =3D <0x10>;
=20
 				clocks =3D <&clk_imx219_fixed>;
-				clock-names =3D "xclk";
=20
 				reset-gpios =3D <&exp1 13 GPIO_ACTIVE_HIGH>;
=20
--=20
2.34.1
From nobody Wed May 14 01:36:49 2025
Received: from lelvem-ot01.ext.ti.com (lelvem-ot01.ext.ti.com [198.47.23.234])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id DE4DD1F03EC;
	Tue,  1 Apr 2025 11:41:34 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
 arc=none smtp.client-ip=198.47.23.234
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1743507696; cv=none;
 b=LWadZXxVBLBWbTwe+hbP78hpx1iVw4pNPFEHtompU3msU4cf5ExtGyEJoT3LEpv7VrvlAbcCnvh/G6R0H879gP+yWqBtsvqkaHCr7+1Fc2TRadeQ6rY/3kzgqgp63gtB6pFB8Pvg8IIhKf/d4vmMKZ7Xx1H/XbquOm3Ft4mxJbQ=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1743507696; c=relaxed/simple;
	bh=RV+iGshMrC+9r6SHrOspLyrg1Voc/w7g/UMEUB6KjPo=;
	h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type;
 b=Un+zo0mDPYr3dZMG9vOGwhCDQvQOyDPa6Jydp7TCAoFVokA19mG2imbQK8AdlWLV5DFsk9KNe9pF/9CWU4FCBW4jKvAnfcF9pMSBXpNumvO9cnpIH3gq4CSjO/D4YgIW132KSGg6BTLld2GSvDhLVm3SxbqFgp0cYVxgk86d/kI=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=ti.com;
 spf=pass smtp.mailfrom=ti.com;
 dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=TosWkRj0;
 arc=none smtp.client-ip=198.47.23.234
Authentication-Results: smtp.subspace.kernel.org;
 dmarc=pass (p=quarantine dis=none) header.from=ti.com
Authentication-Results: smtp.subspace.kernel.org;
 spf=pass smtp.mailfrom=ti.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="TosWkRj0"
Received: from fllv0035.itg.ti.com ([10.64.41.0])
	by lelvem-ot01.ext.ti.com (8.15.2/8.15.2) with ESMTPS id 531BfSQZ3089036
	(version=TLSv1.2 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);
	Tue, 1 Apr 2025 06:41:28 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;
	s=ti-com-17Q1; t=1743507688;
	bh=+S/aKlsk2mdQepb+fp2vmnEhnrrpJ4ouwj54dR6kpRc=;
	h=From:To:CC:Subject:Date:In-Reply-To:References;
	b=TosWkRj0VO4ZmxraBxatGXQhw9yoRZGvr1NajN98NnxlWfWKgVtEJt9a/wMq/5CHL
	 HFEwkUZKlzreNi238og3PXEP/48vQ3PwyjgKuGWY9DvQxAGMssY8zRzb5YKg6bu9fx
	 HBp7rHz+DbsqS6su05in44puFeB/b97LUTEMRh3k=
Received: from DFLE100.ent.ti.com (dfle100.ent.ti.com [10.64.6.21])
	by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 531BfSsC037825
	(version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL);
	Tue, 1 Apr 2025 06:41:28 -0500
Received: from DFLE114.ent.ti.com (10.64.6.35) by DFLE100.ent.ti.com
 (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 1
 Apr 2025 06:41:27 -0500
Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE114.ent.ti.com
 (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via
 Frontend Transport; Tue, 1 Apr 2025 06:41:27 -0500
Received: from abhilash-HP.dhcp.ti.com (abhilash-hp.dhcp.ti.com
 [172.24.227.115])
	by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 531Bevm5099961;
	Tue, 1 Apr 2025 06:41:24 -0500
From: Yemike Abhilash Chandra <y-abhilashchandra@ti.com>
To: <nm@ti.com>, <vigneshr@ti.com>
CC: <kristo@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>,
        <conor+dt@kernel.org>, <vaishnav.a@ti.com>, <jai.luthra@linux.dev>,
        <linux-arm-kernel@lists.infradead.org>, <devicetree@vger.kernel.org>,
        <imx@lists.linux.dev>, <linux-kernel@vger.kernel.org>,
        <u-kumar1@ti.com>, <y-abhilashchandra@ti.com>
Subject: [PATCH 5/5] arm64: dts: ti: k3-am62x: Rename I2C switch to I2C mux in
 OV5640 overlay
Date: Tue, 1 Apr 2025 17:10:53 +0530
Message-ID: <20250401114053.229534-6-y-abhilashchandra@ti.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20250401114053.229534-1-y-abhilashchandra@ti.com>
References: <20250401114053.229534-1-y-abhilashchandra@ti.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
X-C2ProcessedOrg: 333ef613-75bf-4e12-a4b1-8e3623f5dcea
Content-Type: text/plain; charset="utf-8"

The OV5640 device tree overlay incorrectly defined an I2C switch instead
of an I2C mux. According to the DT bindings, the correct terminology and
node definition should use "i2c-mux" instead of "i2c-switch". Hence,
update the same to avoid dtbs_check warnings.

Fixes: 635ed9715194 ("arm64: dts: ti: k3-am62x: Add overlays for OV5640")
Signed-off-by: Yemike Abhilash Chandra <y-abhilashchandra@ti.com>
---
 arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-ov5640.dtso      | 2 +-
 arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-tevi-ov5640.dtso | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-ov5640.dtso b/arch/arm=
64/boot/dts/ti/k3-am62x-sk-csi2-ov5640.dtso
index ccc7f5e43184..7fc7c95f5cd5 100644
--- a/arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-ov5640.dtso
+++ b/arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-ov5640.dtso
@@ -22,7 +22,7 @@ &main_i2c2 {
 	#size-cells =3D <0>;
 	status =3D "okay";
=20
-	i2c-switch@71 {
+	i2c-mux@71 {
 		compatible =3D "nxp,pca9543";
 		#address-cells =3D <1>;
 		#size-cells =3D <0>;
diff --git a/arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-tevi-ov5640.dtso b/arc=
h/arm64/boot/dts/ti/k3-am62x-sk-csi2-tevi-ov5640.dtso
index 4eaf9d757dd0..b6bfdfbbdd98 100644
--- a/arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-tevi-ov5640.dtso
+++ b/arch/arm64/boot/dts/ti/k3-am62x-sk-csi2-tevi-ov5640.dtso
@@ -22,7 +22,7 @@ &main_i2c2 {
 	#size-cells =3D <0>;
 	status =3D "okay";
=20
-	i2c-switch@71 {
+	i2c-mux@71 {
 		compatible =3D "nxp,pca9543";
 		#address-cells =3D <1>;
 		#size-cells =3D <0>;
--=20
2.34.1