From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C38AD1F1913; Wed, 26 Mar 2025 14:40:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000002; cv=none; b=mAOO0ej5OaE3Q+YrUSRxRTsdCB3iaLtJPRZ+8+88ViJsD6l73Qasrhyas79OdLuPN0jSr4w6jENLibzflnsQR0NKxO7GaU0SQ35+B+NmAan4KdydXqHvr/G4MS+AatJFyCVk3eIGAqn6jZ/WWNWbGai7f2K1evbrQmMbVY9Dykc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000002; c=relaxed/simple; bh=7vCNq+PJfD/+eHeHiuVF3uWMbin5NurgpyFpFUAKSSY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=SNOQrpuCqQ037WOSXrUZMmacEId5LfeD5T23In4t3oiM/mtnwwcxArU8LZIMxd4+urIGfBAZoeF2AZUgx88ZPQVCRfT4hA8Ik79hb1VdgKEoHM0rZZk/DmRwbY/1rK7nR31eUxq6RDnw7WmDzhpW/+bVejmHkA70b2E8Q89A54I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=EEUA68lK; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="EEUA68lK" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-43cec5cd73bso44071165e9.3; Wed, 26 Mar 2025 07:40:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742999999; x=1743604799; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Qo8yUbF4wUa+z6nQkW7SJ0WhcUVRPGZ8Y1rGgvU8CHY=; b=EEUA68lK5MJosoJuX2zv+Z6Pg5nWn0Oz91kvuxHtx4GS3QY8jZMae9yEaaRC46ozxf kAFY1TvTyqIV5+5BsPRSEmDo7xlNOAG9+hMJsr6MuV1ToONylwtk/2Jvtj7IRHZhZVzv e6NDFLGztZH5pAfpevO0uffBy4oJqh5+H8iLYbDNQnF6Us9bfxwGFQkPA6WNcJsv6lkA 7UqqIq3ZfR+PwCtaBJxZ64Z2mbVT9Y0kuBOPlwOSJ9ZzVcoyl9Abcq6r8zNEz9ojXGVD FHrUdQ4BkFCqCeCrEn5VqN5mitLvCm4d+imydJAZpK6lomRXe9IOfEYrQceckLG8kvwE o0iA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742999999; x=1743604799; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Qo8yUbF4wUa+z6nQkW7SJ0WhcUVRPGZ8Y1rGgvU8CHY=; b=LdT6/Dagcfi+y8FYj5kQNo340EZMzaNkR1hP4ARsP3qHo/5gPcZfYOKgDhxt/4ZxEr zU4Hr0RMHr2zqSXKssr15CQ1uaGG5PhFkZr4xIzHc1d++FddO9sWmGeO5zJNXzJ0fg9A 9sVNJXCLkJKG44gBPCzxm1eYOdnPetCB6qB9a453QAiiscNHZOzLSux+/deX15MKUrah zf86mfoO5KPsXaTwqVcg8JITr3Ap75BfW7Yi2pmCaY5IdeZDluPQO5cGOmPwMrvOO5qi WnwzxFpdvloxZtt/ouLLJKOsyBTsgD3+uqv9ZkkGyWW2M4l1vqCoX/buqcOCZMQ7X08e +k1g== X-Forwarded-Encrypted: i=1; AJvYcCU+pdo2SsYtobqbUGVESvEZzsT1CNA+diRsvy882Q8FHNOwFk55keGZlCzJXXvxajjkljs6RHCrmhPD@vger.kernel.org, AJvYcCU62a3LJBKNbVLbk454FHeMZ1auuqoBa7wog3FLB6N+Yd0g0ELCVGP8Og9uqzHwKhWRaCd7CP1HpJAmWfZ6@vger.kernel.org, AJvYcCUbHWh45u728x7SCvAeB2W9nnXj1OqVmExmc2Y8efaRGIzsqUTKxO/O66tak6TLq8qenC5BZQ9xe2rhhVPX@vger.kernel.org, AJvYcCVQVYBYoxSYPEKS+XPXkHfdkFlGWSN+A25WVWDmF4THpJRAglIVC5C0i8ABhYFcSlmbEVIkBvn71UsOuA==@vger.kernel.org, AJvYcCWej8iZ8xePvIYGJYzCKGCvRemhMFE614FJAMS99Li3aEDBTg4xBdV02lKYc4AqpJht2mqqanahtleq@vger.kernel.org, AJvYcCWhL+wNnQp1cath3rySfDN2HS3zhEH6GqV7qaRMdpJslnNLAiPxIkLLrQk92hTrlVfQ5aq1E5Dr8iqj@vger.kernel.org X-Gm-Message-State: AOJu0YxHnD6gAejEr6SBstIn5MseqL5SECRaYHR6nwgoO9QOF/v2buHG GoMoIBM0cbzJa/FyNg8JG8j8ZxCgGBOFfI/YCgeccWzUMJCsVe5Y X-Gm-Gg: ASbGncs8Dbyi1CaF76f1dp+31LbpQXM+PCUu+CmXRW+QBx08FVprDIKnXTqDnkrPJ1A W8RyGAVeW+3hBcZaUBA9Gk5uNF/ugWXaUueSOimovtCAQLlElJOroWzpDBYW+Vf5xdqLur0yDQb Q5iGfO89q9W8TL3z6y0tZ/5/fJ6n3GVxCKJmN6DDyy3HB2i28RJK+/zyBAG2ICNwtBa/qct2Z6+ NRQUGgLZ8Mm3xNjgHV5D1sNS9fdl7mlUt1YOPdvsJ1KFmpeWKw+rxOL582Q2nGa7sDUbtL0fAOi Vd2bk8ehqP4SXTQ7h/3XfqcfEdNyv+Wy/kSgEsdqTd+F669mPFGAyQtzmQSyh0An43HPXqeABs6 FAiI= X-Google-Smtp-Source: AGHT+IE6Rp51RN1LfJrB6Bp9z+UyJ9P34RFiyRNq4eRxazayC6Uni7bHPn19MEPTytWoioXjDEuABQ== X-Received: by 2002:a05:6000:2d08:b0:391:306f:57e4 with SMTP id ffacd0b85a97d-3997f92dcf5mr11606091f8f.34.1742999998593; Wed, 26 Mar 2025 07:39:58 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.39.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:39:57 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 01/15] dt-bindings: soc: renesas: Document Renesas RZ/V2N SoC variants Date: Wed, 26 Mar 2025 14:39:31 +0000 Message-ID: <20250326143945.82142-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Document Renesas RZ/V2N (R9A09G056) SoC variants. Add compatible strings for different RZ/V2N variants, distinguishing between configurations with and without specific hardware features such as GPU, ISP, and cryptographic extensions. Signed-off-by: Lad Prabhakar --- .../devicetree/bindings/soc/renesas/renesas.yaml | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml b/D= ocumentation/devicetree/bindings/soc/renesas/renesas.yaml index 51a4c48eea6d..3e61ce372a57 100644 --- a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml +++ b/Documentation/devicetree/bindings/soc/renesas/renesas.yaml @@ -551,6 +551,19 @@ properties: - renesas,r9a09g047e58 # Quad Cortex-A55 + Cortex-M33 + Etho= s-U55 (21mm BGA) - const: renesas,r9a09g047 =20 + - description: RZ/V2N (R9A09G056) + items: + - enum: + - renesas,r9a09g056n41 # RZ/V2N + - renesas,r9a09g056n42 # RZ/V2N with Mali-G31 support + - renesas,r9a09g056n43 # RZ/V2N with Mali-C55 support + - renesas,r9a09g056n44 # RZ/V2N with Mali-G31 + Mali-C55 sup= port + - renesas,r9a09g056n45 # RZ/V2N with cryptographic extension= support + - renesas,r9a09g056n46 # RZ/V2N with Mali-G31 + cryptographi= c extension support + - renesas,r9a09g056n47 # RZ/V2N with Mali-C55 + cryptographi= c extension support + - renesas,r9a09g056n48 # RZ/V2N with Mali-G31 + Mali-C55 + c= ryptographic extension support + - const: renesas,r9a09g056 + - description: RZ/V2H(P) (R9A09G057) items: - enum: --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CC0001F3FD9; Wed, 26 Mar 2025 14:40:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000003; cv=none; b=UO+98zPAVIl2ppo1VI9eeAyJSEhkN5DUDHZc/Hm5Vtu7NY4yqQY76cAXhR8+F/Mu6VXOuLASVSO+AO+5GQ9P/uuSJY7kOgtAci0YoJmEfsq+nSWln59MNXDuLgCcDT3sCDowZm2z7O5vP6KbB12qH/rgoiftdUVxMHEa96q1Wfs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000003; c=relaxed/simple; bh=MjetRzEw9atYbiZV33wWHMWx8SJT7X1CSDA/az7euos=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=IAo7jPVKI5YIczPHMPezjv9mP+8N/HwD23ZafXh/8neSAqoa8P4SxtQ6MENJJfchgmZ9Wwcr7JPAUYkxHMr7tcuzN+h4DLysXG6Ht1jXvFeqYtlzomn3C7rHhXsNQeEWez5Q9SaAqn71+SLrQvNsNKiE+LXaF6qaTODn8HnjfWs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eoIGKs4B; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eoIGKs4B" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-43cfebc343dso53476935e9.2; Wed, 26 Mar 2025 07:40:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000000; x=1743604800; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=PmNfwSAKSGPZhhRnskxRS7VGBq4lfQUQS0GhmNutj3I=; b=eoIGKs4Bz5/nEYqk9/jb4H4S5rbL16Wt8vx/ud7g+6q+E+kIbakJgIV173a5x+BiQC md95VF83pPdn2cMmuoCMTN0DIMxwMKnTP0GX00sEwc/Bnih+ucpL4D6cIKJDdzRjngl1 AXeEYlWEw1IrfLqMbmLcA4CslxgRsAhlTBVubxboHTG/l6XBvJvOF8c9EaXO4eJgYIaJ gka4KYgPx5Id7k+PM14fT9dlgusQjSN86mxBnOKRWy4jqVRVkLpdETZ2c5T3QKnu+cwy W6ur6wLCP+fRY+gaaYOjgJwCMMpMUpNDTvtEnxUUr/jDM4QAI3RcVX73PDaXhzg9Jv7l ehjQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000000; x=1743604800; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=PmNfwSAKSGPZhhRnskxRS7VGBq4lfQUQS0GhmNutj3I=; b=HPfSK0sZCnk7dN6GJwKj8GPmUE9SBgEzBJVQfmRQAnb7v66zWKAOBALL2JqNuFDedi zF8kizRPi8vVVye31zy6de4Rn1Zvf0DL2XPGpPaz4Im6oqMaCVeDX+C4+GdUrlzfPWJY DFfWLtk77HnVp9vY1T0Sy/OCQFDP0NYAG40Gck5XeK5FI97UhiPqhbI+kJ0ZlnUJuxTJ syVc+MJEdxCFYXu/cJJhZi9BDSSj7Ajz/T6pAPN7REh79ZOKkvrg8XmBZhID+zg1G2Ky elrAUVkM7tlzY3zaiVYbgwXXc2/+whsnxtenxHV/uzclIRU2ifodsuQIcX8JmjwkeEWH kAaw== X-Forwarded-Encrypted: i=1; AJvYcCUJovPw0D0lNlMsVyhbaAgoAo9dPf/1JMAbXojkobtddbpClZ0xvUfCUVRi40EkC+Rt4QPnsCEqn/5o@vger.kernel.org, AJvYcCUVVZBb4OzelyXq1vk9oW7embGV1zHEMIA5vN3UsSnbXgRTuUj71TFKscKqHzEQr9S2agom7X9RsVjbh2fc@vger.kernel.org, AJvYcCUX4r+2x+WJ81ucjuR8J9ZJVu7Kv248q772dj+//stHYwfgruw+RIz1UZDYjZwPsltcsgVf34uRy3i7@vger.kernel.org, AJvYcCWFHHKnXfljuKb3W0fy3VUm/kHJzyGvIteFKeL5qykDeIAguOpsFE/+Ui7TcWf18qzT4gnii6GpuTnc@vger.kernel.org, AJvYcCXDlBhzXTE057sX3g3+2ubjpyn5xSB5BBhjZ0quPsmFZFXjVz35VRfEhQW2mdIbFvJ73WdB4M2XwFX0yY7r@vger.kernel.org, AJvYcCXKJWyuQbQprPVpbhWeWR+AiPwPuETdq18snS73hq/Ww/pBed7blFzXDw5YY8vCUsP53PiwBH6h72NrPg==@vger.kernel.org X-Gm-Message-State: AOJu0Ywq3yTz6TrbhREg/CZ7ngKcwPwj8hMwOmOo8g8OsLUoPWRnIY4p llc3mTPBiRv4vCrGGeChHM2XeJU7xWawMKtfpdDXlXcYjRfCfgqU X-Gm-Gg: ASbGncuOKbaJks0clplkd7Xw2dN2DWu5A95pIpC7z7qLpt9EV+z5VPdpNWTlqtopQi6 DecXN8pb9xkpI58S78m0qcI+kNh0+7o8aubJ2dqIGAzCewz9tMYq1mEROCGEQJSfqlMuGiTL+a3 pz7G5Yc8pvjI32g0H+Vb5ocYrHX8dly9IR0yqoxZTtKxZ3WEtBfI+i6tavpYZwr4FQX4M77q0rG n4t3t+YM2khPn+7kvFuHysF/HoE2nLI15qwOrt7B7bQj/1wJobw3DA4cxoqj47dIYy2VRny8r3l BktPmtSTSivRGHPZ8/0ABCWTXYU7q32mazyGTj6ozQlbfnRamwTPN9Zt5kaI4lRj0F0l X-Google-Smtp-Source: AGHT+IFW4brLWtC9uniriyV99C+jcMPdP/8oJA+VeJMpM/RrrFNh6VS98vM0nsOkR0ZMiWAoC4oFKA== X-Received: by 2002:a05:600c:3c9a:b0:43c:f4b3:b094 with SMTP id 5b1f17b1804b1-43d509e189bmr202063825e9.6.1742999999885; Wed, 26 Mar 2025 07:39:59 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.39.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:39:59 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 02/15] dt-bindings: soc: renesas: Document RZ/V2N EVK board Date: Wed, 26 Mar 2025 14:39:32 +0000 Message-ID: <20250326143945.82142-3-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add "renesas,rzv2n-evk" which targets the Renesas RZ/V2N ("R9A09G056") EVK board. Signed-off-by: Lad Prabhakar --- Documentation/devicetree/bindings/soc/renesas/renesas.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml b/D= ocumentation/devicetree/bindings/soc/renesas/renesas.yaml index 3e61ce372a57..3e3987c9a82e 100644 --- a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml +++ b/Documentation/devicetree/bindings/soc/renesas/renesas.yaml @@ -553,6 +553,8 @@ properties: =20 - description: RZ/V2N (R9A09G056) items: + - enum: + - renesas,rzv2n-evk # RZ/V2N EVK - enum: - renesas,r9a09g056n41 # RZ/V2N - renesas,r9a09g056n42 # RZ/V2N with Mali-G31 support --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 329311F131C; Wed, 26 Mar 2025 14:40:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000004; cv=none; b=nqfTDnmTxRS4Gpf82O4zn/5PDUUlLjlbIa9gv5eD3dbb816hSSJMWEFVYmCCvoBqSFsk+sUGx6gY5vPVJPKgP83jCNy7vC5iKdTr3KqgWJwCiCjaF4m75ua8EL0G0IhTPcj/AruxP1xlVzs/9/9yalMvv7SP8ovVvcpg2/aXp3s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000004; c=relaxed/simple; bh=Nmk76CaoJMOrx+LZHhJxsLabnunUZrZNLVDdV88pNSs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dczTDNcWLxlWiLpF/DQD1r3uGiCD0UBZvU7DeB0syfz9meZfkeS84cv+tBhxK8IHa7saHD05iqJtnQpuHHatLUfZjdld9CYXVw+gMYUOUf/vdUfAjO3hA6ON+RGiuupcVDdH4DC8sJ5dyaQ2fXP5en4cE7rmINMAg4016DVt538= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=mZTESSew; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="mZTESSew" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-43cf680d351so6067105e9.0; Wed, 26 Mar 2025 07:40:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000001; x=1743604801; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GqsDr19JXvidHyyqxIyci4BA4wq1OiK0LXdbSrmZDL0=; b=mZTESSewpO5ZDAbvthCp5XwmAAuvNamku+ZZ8KtaDN5uqXtyzYH3rPE2Vo+9TkQ1Pi DBz6xte9xKOtrRV7oDAixnAdjKFerK223VKhN+olwgBLVMb/InI3P6th7/XSKw07ZeyA LUnHaHgNoyDKJvjPkjzfkWYwqMlxpsxsPzgQdveWx9FXmnBVmhQBaH8PBHG5SHiplfZF R/ylEnxFE1SR6smkvHi/Xt6zfg7Tt9CQoBQcTXMo+ZNVDzalJJTupDZLq7PZNdz2Bcea aTAkN4y4p+Vx2iPfg+/tZLpfSQZ03GIHtR1tPWe+4OJsNOxIps9ygWS8AagzbGaWJb4l Fnaw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000001; x=1743604801; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GqsDr19JXvidHyyqxIyci4BA4wq1OiK0LXdbSrmZDL0=; b=toj8rJjjFxkZsxA3xYHULrxQAYz11XimfgbsoDjeHC/RmrEf5dzzVmd+RKwjfRJoz7 ZUGVksvhggzRT0zllN8QG8tdIrkL6K0taR1++Y4DbOY3IqzOvDEUA2A5AaHs1VH2hgh5 tjEOmd1JCwZKAq6rYnjO57Rzc0S0x3ZMI4sOiDqNxEteuEvNOeaWIAqfTOBGAYlhVbUO YmCUu0TyTUbb+F6r1u0Qli769CiY5tyRG3SLV9ngv906fHGAioYuZj2ez2S5HJl4tlhn odvpa4YqvSNZ/trO4hlhu2WKE8RpSeosU9pFUkkKOTS7GRl6+K0WjSd4RvsWuO/gzXYv LLMw== X-Forwarded-Encrypted: i=1; AJvYcCUP4deDVfU7kNsXO73HcaBTU3uW7OCQwCmmapx+uE+vNVQC4pCYReYmfmPtJzy7vQ/ZujIgjF5o+KcPEOHo@vger.kernel.org, AJvYcCVIVWCj9ZhF5jBTnb4LimqIhYxvh6H/VGBoSC3ohFUIAqZ0dMyRWE3W3N1qSAziswGjfnuVpZnz40Pz@vger.kernel.org, AJvYcCVP2GTOcyiOPWBlyRWj79h/UKrD/yOcxc+2OxCxos6F/AaspzctaYWshUhmsiQHr8nwGqCv75orxuVJ@vger.kernel.org, AJvYcCVfXNTqULjWDu4uD3dCvW5Co92l/fROcCoh1G9OA3x0/DLnLeu3760rLn13i0Ki0C7MmnUi23V65XuRwJYc@vger.kernel.org, AJvYcCWCGJuVQmRfdJ3AStiVM7Q78bNg7oEznMNXvcpcwlzf5xIq4GUpQsI+up0t2Yi9jI1WxZ4juu8f8UVT@vger.kernel.org, AJvYcCXMH6Un+lWYYwMnOAJx83Yu6OBdnyOy8Phy9JWvcK6tMq4Dh4xChmq11wNnzpZqsH6wiont4dHh0K4Mmw==@vger.kernel.org X-Gm-Message-State: AOJu0YwhbRyaMxFDsndonWfsSBiZP6xtEjwbFR7zxT2ATIvRF4Lsp5tF HEsG8RJSzRACdg0A0mRqNC8+ej46Yzuwx/Xnsxoq9iHS3tAv9PWt X-Gm-Gg: ASbGncv9VIQEEKU87lhHYtRp1TVClZGZijZnyR1ikpg3Gt6sLQjSxdRCd8TKNDk8psR 8sapsWvfCSYiX7hmKiYpSYDmqq6EjGtevWPFM2sKxQU3pPTG72XA7RfrVycAMYgs1rASP/ToUG/ fz9dXnsQYVt/f6dukGZUZg4avtZyH8cuS5YZkYc9BpmFeh4zRbsUGSZJnSIEMX+/n+TVWggFK0R rSNtOp4hbWPJ4Osai1DNaWIS5mV/JcDPeR+MAoVHepqOFSBT4UMegd4TQ9YGCCLCs3wKgd2ZOBg 35PXvJQM6KOs6Ch5pkkT5LL21W6ErOEPVwDU+YYlU6PinD7pEag81Z9hk3mzCLUhVmG6 X-Google-Smtp-Source: AGHT+IGhxObQ8qqvBlkojpEfVbwey9liws3lzPxH9s7ZyCGPh8xlJSvklFG6Hxw2YfZBFS9UCG8znw== X-Received: by 2002:a05:600c:5126:b0:43b:c7f0:6173 with SMTP id 5b1f17b1804b1-43d846b0f81mr454215e9.4.1743000001044; Wed, 26 Mar 2025 07:40:01 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.00 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:00 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 03/15] soc: renesas: Add config option for RZ/V2N (R9A09G056) SoC Date: Wed, 26 Mar 2025 14:39:33 +0000 Message-ID: <20250326143945.82142-4-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add a configuration option for the RZ/V2N (R9A09G056) SoC. Signed-off-by: Lad Prabhakar --- drivers/soc/renesas/Kconfig | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/soc/renesas/Kconfig b/drivers/soc/renesas/Kconfig index 49648cf28bd2..764aba6d1ae6 100644 --- a/drivers/soc/renesas/Kconfig +++ b/drivers/soc/renesas/Kconfig @@ -352,6 +352,11 @@ config ARCH_R9A09G047 help This enables support for the Renesas RZ/G3E SoC variants. =20 +config ARCH_R9A09G056 + bool "ARM64 Platform support for RZ/V2N" + help + This enables support for the Renesas RZ/V2N SoC variants. + config ARCH_R9A09G057 bool "ARM64 Platform support for RZ/V2H(P)" select RENESAS_RZV2H_ICU --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 15E121F4275; Wed, 26 Mar 2025 14:40:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000005; cv=none; b=YxI1MrKs9Qg7y09tkOQfiOBhZJqUZFHplQuqEevfnGc7SPENS/pA5pdIiS/2pFO1Om8TgmDfk3H8z9HwmcfQHCgQkkUD2LyX/qU/ENa9ZBW+g1dfxpLZSIZPelx5I9K5giKem8pSdiXHXFrl5TGpcQOKkEXlKjlDuDjxmGDRizs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000005; c=relaxed/simple; bh=dUEpjLswo6O1sHM/kRMnODxM6mYbltNZtsN1kqKu8Cg=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=fLUbanqY8boyodCjPqdEFe4aYpBRAjAJTFe4fdtuByayjem878K1ZeFkkYZ934xwMxWmQ/dRgh53J0tjkpmqApvYMCl0/aYFQiJcdFKiGmzgwGMdR4D3iLCU4Igq3ABsyweNVGdPRf9W9Gc4dAeAOS+q8K503w2ipC/2Z2MJGS8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=krbFBxrW; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="krbFBxrW" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-43cf06eabdaso64498855e9.2; Wed, 26 Mar 2025 07:40:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000002; x=1743604802; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=sAi2z0HFAw6yQz/HIvwLQqMf3Ner8YYOCdSxAbTT0TY=; b=krbFBxrWs21TjmFjbdAxsejou4KCqLFXamjs0ODGnU5h2Na5rSvqrITw/UYOrG8eUe UaTtPkYrga5hKMxRpd1Od9YBJpv6IO5PK6PuwYUbKqX2wrnYMhnQS0LUOpzC4raQl4fH plY9dJ8gowJZ+q72LV1uQCMnq7DMvpOhP0xPmeY31szOGOjUE2BbZsk9yEN9+Abo4ItT 0bD45UjRohiAWvvaJHi5CZ+ijLdpBjPCPIcWMQZjsRcV6EPrtmz6K+0iepOdZZhKfif9 Q2Bx6Fb4UZWxdHLMTbGWSLu5UYoxuCL6gDakaq0HPG9RhxWjjYsiqS4MrvOE1090A9nQ lbMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000002; x=1743604802; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=sAi2z0HFAw6yQz/HIvwLQqMf3Ner8YYOCdSxAbTT0TY=; b=KAnKTyQuqF8KV++DyMOwaYz0SKQsNlxQr1jogHkPvrND32N9GMT41/45s0FcbR3Tsm 9x2cgg2kxMVjyd/gfqVW4y4RAoJ4PG3v5kSC2aP8ju0n0yOVJ5db8TB7OTjqTkO004MB 76rNeuCvmEnIRFxMq9K4iFr5pEBl38VkMxjbQrsthdtIdCCDTZvLXzPpv7qW542NWO7h bHCPDWMcuDegKVc/JvmHmqEVPSUdladvsAkbt6rmlmQrb9a6/C26sTraRMW/wGLzOaKz GfcAIPRvsn3xGwyOCSjJvW3PcvdUdHKFYfywIxvUSG0Y54s62EfiCxTt5hFhInmCTXHc xKjg== X-Forwarded-Encrypted: i=1; AJvYcCUp8e3WQ+psFUiOeSTYRPouIyLkcvVScbbWjGgyIQgqb/CCbi8hhXPZXj3xSKW3dNWRh1xvil+2Fu4H@vger.kernel.org, AJvYcCV09wYZOrB6YOIr+aTNbeeXVUiluswDBOuqo56dk8Lnv+xowHqv6j+7LJyY16RnhZ48QEJcEUE6k7akpCaI@vger.kernel.org, AJvYcCV1AHuHSEx+mB9CJJDOj+VlkwICKVjLB49M2enpUKR/WNanlT1qIOJp9WfyTdbb8Gq6DvFj4USvYqlmqE5A@vger.kernel.org, AJvYcCVnww2gvqgaFNRRkdBApY5aZImJDT5Wo4JJNDWObaBsuM9k8K8CTdhaFcgp6O7ejYgdovV3E+MchsOBGA==@vger.kernel.org, AJvYcCWS4qqrzY7+VF2fZIo5mcm99Y0AIxQiHeodQsijhSCkgDrix3rfej/2ZiuV3CYoetG71kE7EmSs7ngO@vger.kernel.org, AJvYcCX4ZDX0w7jNjS494fnH2/GJntXmr7B2zafJOk80a6DghQFpnZyGBV4ifVZg0AysphWNyYv7jounNCWl@vger.kernel.org X-Gm-Message-State: AOJu0YwBMcrT81o7Im2UuVDiSV9ZpBchePJjuNUETwUjOAairESqTsC/ SbflRFMLz3XevsWctFNM3yGlL48doJKdkKZF4bUbsJkHuEUpZvgY X-Gm-Gg: ASbGncu+aqqTzgtrL+BeV9q6+GkgHK8vnCFZbXntFUe2T6AMgQoYpcBnKZChHgDTm+c ADJQz7YeQ4jRYTfqj5Q5fWrvOpFSorS1uolfn5jKUw2d1LVJnpqlLxsQg5Y7QIL/sLCosX/LtZs PEHNV+6VE08kqj4HJl5hg286hrvDu43O4Drj8fKi+zOPEbSHMKeK5zWfCiVesHEHuZCOd03V7h3 qIkqQFy/Au4dMjmzRRrCPNQATKDnK6WJCKBPxpz+A/shfXtQeBTM4OWa3UHuIw0JEDPS/E7hjod TKSDIWpigFxEMidCyQa9klbCVfPeF2v8CJkHvPNp44hX3Or3GfcRL5CcfMW6l7mawsLkYMtJrOV 5UxQ= X-Google-Smtp-Source: AGHT+IFZ6nLqJWKZ14xhUWYOlK3y85b3j/TwiAL0mkfZ4vDmpuUVradIQ80XoUndBnn5voQ7NeEBmQ== X-Received: by 2002:a5d:6da9:0:b0:391:3915:cffb with SMTP id ffacd0b85a97d-3997f93643dmr19265750f8f.43.1743000002228; Wed, 26 Mar 2025 07:40:02 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:01 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 04/15] dt-bindings: soc: renesas: Document SYS for RZ/V2N SoC Date: Wed, 26 Mar 2025 14:39:34 +0000 Message-ID: <20250326143945.82142-5-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add the RZ/V2N (R9A09G056) variant to the existing RZ/V2H(P) System Controller (SYS) binding, as both IPs are very similar. However, they have different SoC IDs, and the RZ/V2N does not have PCIE1 configuration registers, unlike the RZ/V2H(P) SYS IP. To handle these differences, introduce a new compatible string `renesas,r9a09g056-sys`. Signed-off-by: Lad Prabhakar Acked-by: Rob Herring (Arm) --- .../devicetree/bindings/soc/renesas/renesas,r9a09g057-sys.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g05= 7-sys.yaml b/Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g05= 7-sys.yaml index e0f7503a9f35..c41dcaea568a 100644 --- a/Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g057-sys.y= aml +++ b/Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g057-sys.y= aml @@ -25,6 +25,7 @@ properties: items: - enum: - renesas,r9a09g047-sys # RZ/G3E + - renesas,r9a09g056-sys # RZ/V2N - renesas,r9a09g057-sys # RZ/V2H =20 reg: --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 87FAE1F4717; Wed, 26 Mar 2025 14:40:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000007; cv=none; b=HGYGcPV0KexsbWeGvHHvMKHNBoaaaODh3I/mdBT27H9x8mNzGPSKSCBFLOA/J4NxJyxn9b/D3CCj+rNw4IqUMBb0tA8wLI/eWTtukpli+uzNPa358DdNZMgohjI3eczOJzCubbrBhh0UM5j0Rf3Hm/GFlxZL2wvJfRlAil/i0Qg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000007; c=relaxed/simple; bh=64UwUTIvgWRvZ0CSeWSMSsnXtt77QiNce1FnjnKrh3c=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=HdwwY67+u/UPauojZ1IgCJ5IvbmozVDZMq1XXQ5VYfjHOpB0aH5gVsEFT7Q1TpwkP1x2M2PNEb4Qezu1FbyG73zflICyyOcHIj/xETWgnTysIHAJsJg8gy7T2EbLh+nKb7G9LbVT+h65aH5QZ4llPgF+FbL25e0g/RCzOq69lXI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=BhKVSk+T; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="BhKVSk+T" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-4394a0c65fcso61690075e9.1; Wed, 26 Mar 2025 07:40:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000004; x=1743604804; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=kfWPxJMZWDbPabK9A0cScyoCsTf6JLaH/ayUOaIY6ps=; b=BhKVSk+T8vijt/QOAVfeAPRJVEUduyjroa32sE1lZbpODUjmgGIVvmQQnuMlhQoFMH G5DomxxTz3hWLAK7o+Yvd7x4Ili6vh5Wbjvbr6UpjJH23ZhYbT0C9fi2s0DzlYwupIYI NL8o/2uUcxUsNbHI2bstUm1qxg4F0kZ7OoGDBHUeZmRGWJm4LlJgcpclpSkLi8gCUy+q C8sT7sB07m6LP1iVCOYEaurxpXm0pH0Lww10hH3lmPCIJNp/IGMXJK6RUqwzlBmc9AQ0 xTl7ZjbzEgC1ekKeI7Q8OPqgt1LxQn4IKdS8AJJV4dcZM2GhWM9Dwm2ueGwitNx7zJRJ SRmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000004; x=1743604804; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=kfWPxJMZWDbPabK9A0cScyoCsTf6JLaH/ayUOaIY6ps=; b=EIZNrvijc2eWCWvCNTtQWRt96SPWl762NPxMtAAo/Az5Ho8SZyi7Ov0n0buEwIzrY/ 32S/qLj7WWW2CJQ7pMUSWr41mG4lOy48YDvD41MlOo7/0l8m4nTcV0qi5AbmHm+tbEgr O1YTyFYBWiftb6Ho2pNfClcWNg5PAL7TUutq5LQuKEGl36FroEYaGJdUljBrMN3k5AFR l6nBC43A0iTTMxCKXky9Mw/N2lMy/8ZzozxAEKvPVgJ9JwGTgM7ebPFYG/NYmTZ+cB6N yIUhtWkqnJNiGZb3PClYgRy1eRB7K2TzXCamOZ652zJiwJFE3ol9TQ+uwHy/ikYefYFZ WlsQ== X-Forwarded-Encrypted: i=1; AJvYcCUcSQqcavAJvSGSq6KNCqI7YjiDrZ1YQ3URvGQIr3SoyOFXWTIGaiFpYphKZjWRUj/VlgBOfrKNoEtA4xji@vger.kernel.org, AJvYcCV47sGZnZ04vY+GO3bRoMkJtN+2cxvN6MWqGtA72f4M5aAjrQ5iH5Y61ggEfiGmY9bIhZBVZ+FIYKKi@vger.kernel.org, AJvYcCWVxwUbU/u3jPCbvlQF++jbFhJxuoUluj3hM7zGU8QVJFEAsa8C2LUFNzWQQ5PC/mmbNQr5yUxyxIWCGrsb@vger.kernel.org, AJvYcCWcGnmaUK6rp3Mgkg35hjcg2MguF5ac7Qya7pQ+LE26sRRDjAHoPQncTyPe3JZMDU6na1DSX7z1UCJ1xQ==@vger.kernel.org, AJvYcCXLkfpeTs1XS954EUfSpIQ4HOZbcM12wN9F+jWUhe0tuoTjWSC6C8jQRpuO9wBiWSfYbXE0Uj0DYeVs@vger.kernel.org, AJvYcCXLsRtEq3yy7Zwa6aPzkujgOOlHxpDF77SQmXCB5uwr+5Qp/BD/XT2U2/Z+EkTErR3aEZL0PK3CfZVQ@vger.kernel.org X-Gm-Message-State: AOJu0Yyp7wkJdMd4KJ1b6BZ7SebPq6nupBtf3GLrbaAFsb02YUCbXk31 C/A6qE1po47xDG7aLkyqAmxXG9MURQYbwjhHICl8luIeg5uPnwwz X-Gm-Gg: ASbGncudRh/iDF4yeNcTm38t1zSE0QgVQSLZvuuSneOR0Dt3Jpu2UYHEqFBaHLXDzX6 zAi7BQ8Y45c4JyZEj0eFnPcKg3aRFYAs3LYp/VWBr93T8NESeQtO8CAgY0hHmnuDBQKGF2NP52z 1dSZGs67Vr6mZQVzqVFSJn9aKbtHdZkUmOjcvQogTFpR0fI5p/MZcRannROs/LPYz9QP2ha5cd9 9VVQYf38Rd0VYMj76wBn+w0+6bwe7OWzJNVkbOnar7kxBcYtU6hl04MRMdAD0KfB1Jj4QbniN76 5FQI5CisUeqk+F5ClY5b3oGGovyumAwWSupGKzWwAFhBgeCR6oun7VpLQF6vT/rsCr56 X-Google-Smtp-Source: AGHT+IFxPoFiFFzlZQKUvpyfPvY23wqd/3RQqJbo1Eebx/kOv3kRN9xR6Jg2ZqEFXucT15Ok+zJ/zw== X-Received: by 2002:a05:600c:3d93:b0:43d:300f:fa4a with SMTP id 5b1f17b1804b1-43d58db553amr140420155e9.12.1743000003516; Wed, 26 Mar 2025 07:40:03 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:02 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 05/15] soc: renesas: sysc: Add SoC identification for RZ/V2N SoC Date: Wed, 26 Mar 2025 14:39:35 +0000 Message-ID: <20250326143945.82142-6-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add SoC identification for the RZ/V2N SoC using the System Controller (SYS) block. Signed-off-by: Lad Prabhakar --- drivers/soc/renesas/Kconfig | 5 ++ drivers/soc/renesas/Makefile | 1 + drivers/soc/renesas/r9a09g056-sys.c | 107 ++++++++++++++++++++++++++++ drivers/soc/renesas/rz-sysc.c | 3 + drivers/soc/renesas/rz-sysc.h | 1 + 5 files changed, 117 insertions(+) create mode 100644 drivers/soc/renesas/r9a09g056-sys.c diff --git a/drivers/soc/renesas/Kconfig b/drivers/soc/renesas/Kconfig index 764aba6d1ae6..14888db23556 100644 --- a/drivers/soc/renesas/Kconfig +++ b/drivers/soc/renesas/Kconfig @@ -354,6 +354,7 @@ config ARCH_R9A09G047 =20 config ARCH_R9A09G056 bool "ARM64 Platform support for RZ/V2N" + select SYS_R9A09G056 help This enables support for the Renesas RZ/V2N SoC variants. =20 @@ -402,6 +403,10 @@ config SYS_R9A09G047 bool "Renesas RZ/G3E System controller support" if COMPILE_TEST select SYSC_RZ =20 +config SYS_R9A09G056 + bool "Renesas RZ/V2N System controller support" if COMPILE_TEST + select SYSC_RZ + config SYS_R9A09G057 bool "Renesas RZ/V2H System controller support" if COMPILE_TEST select SYSC_RZ diff --git a/drivers/soc/renesas/Makefile b/drivers/soc/renesas/Makefile index 81d4c5726e4c..3bdcc6a395d5 100644 --- a/drivers/soc/renesas/Makefile +++ b/drivers/soc/renesas/Makefile @@ -8,6 +8,7 @@ obj-$(CONFIG_ARCH_R9A06G032) +=3D r9a06g032-smp.o endif obj-$(CONFIG_SYSC_R9A08G045) +=3D r9a08g045-sysc.o obj-$(CONFIG_SYS_R9A09G047) +=3D r9a09g047-sys.o +obj-$(CONFIG_SYS_R9A09G056) +=3D r9a09g056-sys.o obj-$(CONFIG_SYS_R9A09G057) +=3D r9a09g057-sys.o =20 # Family diff --git a/drivers/soc/renesas/r9a09g056-sys.c b/drivers/soc/renesas/r9a0= 9g056-sys.c new file mode 100644 index 000000000000..3bea674c785e --- /dev/null +++ b/drivers/soc/renesas/r9a09g056-sys.c @@ -0,0 +1,107 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/V2N System controller (SYS) driver + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ + +#include +#include +#include +#include +#include +#include + +#include "rz-sysc.h" + +/* Register Offsets */ +#define SYS_LSI_MODE 0x300 +#define SYS_LSI_MODE_SEC_EN BIT(16) +/* + * BOOTPLLCA[1:0] + * [0,0] =3D> 1.1GHZ + * [0,1] =3D> 1.5GHZ + * [1,0] =3D> 1.6GHZ + * [1,1] =3D> 1.7GHZ + */ +#define SYS_LSI_MODE_STAT_BOOTPLLCA55 GENMASK(12, 11) +#define SYS_LSI_MODE_CA55_1_7GHZ 0x3 + +#define SYS_LSI_PRR 0x308 +#define SYS_LSI_PRR_GPU_DIS BIT(0) +#define SYS_LSI_PRR_ISP_DIS BIT(4) + +#define SYS_RZV2N_FEATURE_G31 BIT(0) +#define SYS_RZV2N_FEATURE_C55 BIT(1) +#define SYS_RZV2N_FEATURE_SEC BIT(2) + +static void rzv2n_sys_print_id(struct device *dev, + void __iomem *sysc_base, + struct soc_device_attribute *soc_dev_attr) +{ + unsigned int part_number; + char features[75] =3D ""; + u32 prr_val, mode_val; + u8 feature_flags; + + prr_val =3D readl(sysc_base + SYS_LSI_PRR); + mode_val =3D readl(sysc_base + SYS_LSI_MODE); + + /* Check GPU, ISP and Cryptographic configuration */ + feature_flags =3D !(prr_val & SYS_LSI_PRR_GPU_DIS) ? SYS_RZV2N_FEATURE_G3= 1 : 0; + feature_flags |=3D !(prr_val & SYS_LSI_PRR_ISP_DIS) ? SYS_RZV2N_FEATURE_C= 55 : 0; + feature_flags |=3D (mode_val & SYS_LSI_MODE_SEC_EN) ? SYS_RZV2N_FEATURE_S= EC : 0; + + part_number =3D 41; + if (feature_flags & SYS_RZV2N_FEATURE_G31) + part_number++; + if (feature_flags & SYS_RZV2N_FEATURE_C55) + part_number +=3D 2; + if (feature_flags & SYS_RZV2N_FEATURE_SEC) + part_number +=3D 4; + + if (feature_flags) { + unsigned int features_len =3D sizeof(features); + + strscpy(features, "with "); + if (feature_flags & SYS_RZV2N_FEATURE_G31) + strlcat(features, "GE3D (Mali-G31)", features_len); + + if (feature_flags =3D=3D (SYS_RZV2N_FEATURE_G31 | + SYS_RZV2N_FEATURE_C55 | + SYS_RZV2N_FEATURE_SEC)) + strlcat(features, ", ", features_len); + else if ((feature_flags & SYS_RZV2N_FEATURE_G31) && + (feature_flags & (SYS_RZV2N_FEATURE_C55 | SYS_RZV2N_FEATURE_SEC))) + strlcat(features, " and ", features_len); + + if (feature_flags & SYS_RZV2N_FEATURE_SEC) + strlcat(features, "Cryptographic engine", features_len); + + if ((feature_flags & SYS_RZV2N_FEATURE_SEC) && + (feature_flags & SYS_RZV2N_FEATURE_C55)) + strlcat(features, " and ", features_len); + + if (feature_flags & SYS_RZV2N_FEATURE_C55) + strlcat(features, "ISP (Mali-C55)", features_len); + } + dev_info(dev, "Detected Renesas %s %sn%d Rev %s %s\n", soc_dev_attr->fami= ly, + soc_dev_attr->soc_id, part_number, soc_dev_attr->revision, features); + + /* Check CA55 PLL configuration */ + if (FIELD_GET(SYS_LSI_MODE_STAT_BOOTPLLCA55, mode_val) !=3D SYS_LSI_MODE_= CA55_1_7GHZ) + dev_warn(dev, "CA55 PLL is not set to 1.7GHz\n"); +} + +static const struct rz_sysc_soc_id_init_data rzv2n_sys_soc_id_init_data __= initconst =3D { + .family =3D "RZ/V2N", + .id =3D 0x867d447, + .devid_offset =3D 0x304, + .revision_mask =3D GENMASK(31, 28), + .specific_id_mask =3D GENMASK(27, 0), + .print_id =3D rzv2n_sys_print_id, +}; + +const struct rz_sysc_init_data rzv2n_sys_init_data =3D { + .soc_id_init_data =3D &rzv2n_sys_soc_id_init_data, +}; diff --git a/drivers/soc/renesas/rz-sysc.c b/drivers/soc/renesas/rz-sysc.c index 14db508f669f..ffa65fb4dade 100644 --- a/drivers/soc/renesas/rz-sysc.c +++ b/drivers/soc/renesas/rz-sysc.c @@ -88,6 +88,9 @@ static const struct of_device_id rz_sysc_match[] =3D { #ifdef CONFIG_SYS_R9A09G047 { .compatible =3D "renesas,r9a09g047-sys", .data =3D &rzg3e_sys_init_data= }, #endif +#ifdef CONFIG_SYS_R9A09G056 + { .compatible =3D "renesas,r9a09g056-sys", .data =3D &rzv2n_sys_init_data= }, +#endif #ifdef CONFIG_SYS_R9A09G057 { .compatible =3D "renesas,r9a09g057-sys", .data =3D &rzv2h_sys_init_data= }, #endif diff --git a/drivers/soc/renesas/rz-sysc.h b/drivers/soc/renesas/rz-sysc.h index aa83948c5117..56bc047a1bff 100644 --- a/drivers/soc/renesas/rz-sysc.h +++ b/drivers/soc/renesas/rz-sysc.h @@ -42,5 +42,6 @@ struct rz_sysc_init_data { extern const struct rz_sysc_init_data rzg3e_sys_init_data; extern const struct rz_sysc_init_data rzg3s_sysc_init_data; extern const struct rz_sysc_init_data rzv2h_sys_init_data; +extern const struct rz_sysc_init_data rzv2n_sys_init_data; =20 #endif /* __SOC_RENESAS_RZ_SYSC_H__ */ --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C72A71F5423; Wed, 26 Mar 2025 14:40:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000008; cv=none; b=HwG5XfDlZ3+0d5/5KxR9eF3aKoJl4UyukhOdi8WkN2hLFoo+mfow083rwMWCXuMMyooSZnku1P+GWiUl/02e+TSyEOSjTnc+zptjSD9HvcDu+sYv7iimYxOsy/5BU5hbqZgZC2p8brEG7+YD14kuWyM1ozWAipFnSfhnRrA8AnM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000008; c=relaxed/simple; bh=CBjahAx4C/1ROi+dFt27DdZY43Juz4Iuu0Iih0QWN8s=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rvCd3K7WiXOLgkhm1OaHIAgtKnz7icnePaw/6aL1aAgeJAZzW2oUWejpVbUqVQEu2zIGDpvIfFDMWM2T5hcHOdxZw4tzqqrMqTETgeSgsqrG0HlP07OIHD9g3v1gcIX2myvfXK6Ys2ZuIbMphSEPmOblaCFyrwqlg5F8atRd6I8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=K5N0hj2m; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="K5N0hj2m" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-43cf05f0c3eso45183595e9.0; Wed, 26 Mar 2025 07:40:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000005; x=1743604805; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=JBeXjQIPHX/DPtw6MHzZgLXu1uaUvVTtJA5pM8jD9SU=; b=K5N0hj2mafa+G++tAyEbG/IJYwqK8fSUPP5IlSHTjASYVyh90co7pJ39HK1iinC52+ 6D1WO2km6ixPDmKvu/x0iPoWQ8LH4rxYvNIXBFYQABEp5vZy/5wn0AEdWhO1nFwLnZmH u8vRvgzz99ztbKXYj/tQM3X4td56i5li8xCyIZ9N+fZOnYEVPPkH4MQoMZdMRaSU8Lln sK2LM4JV5X48jD1p6ljARG7uyOhw/Z/dPXH3eS+FvfCro2kvDHq+dOIWw6f6wk4AuOR+ PP5Vc4ILT4S4LLi2hlYdEGicpTh3S9/HlrsJXcYIXBjNmb6uOL87KEG2C+MHPWKktHTE en6Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000005; x=1743604805; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=JBeXjQIPHX/DPtw6MHzZgLXu1uaUvVTtJA5pM8jD9SU=; b=EhOQiAo+zOT5niYCSorW/b6kDL4aXVfbXC9xFggR4cKgu7Qk7q1IQBWCLz60vcmpkl ocLnZZ3tBOjck/aXp648q8Ranhmk3O3WDBnKcGs3cqZZreYh1puiWzYItdTkt0pxqKHK o45fX91TM0IExTM6ZVnDCM+YgxdJqLzabBaXlEpRnr1ZnHJvYls3p/6KervDEo0bwg/u C2g15bwPqsbgAfCXjeT31EIaNuve9d5gEq9VLjj3FVziyI4H2zPPcjAS+E17W+tkAoQw DzsRC1XP0YvJ1i2XbHEEW4t9NbAPDI0eF8QIzs53CXIQCvTa4Tw104A1aQR5QtgNc0Cu P21Q== X-Forwarded-Encrypted: i=1; AJvYcCU930iiavgSEtmDuPbRhxKqRhVvZb3z75ct2XWD3/kyts1o0AoYtjUViejinA/5Hm39D/6R+cIMFk2Pgz1M@vger.kernel.org, AJvYcCUHE3RAI4LaWQ4i4zRIgZWpwMDJGAFufGzxTO3BSWwfLVbkvfeF1Jce5wkm1kdHTCQPu35Nf8oY7rdK@vger.kernel.org, AJvYcCUPI6BmjzYuwRsdgOJlqrkFBS9NZfh0OHFlJ5b3AARLflQvZuLSKN9NM+wUQ8z8GJLEe8NUgA2/m5//@vger.kernel.org, AJvYcCVVTaQUboYm1isIre/sFU/aHN9NXhngeycvHJnQPlMhsNGqAexAjR4iPSWhI94OSiYtXXvG+GDIQBk/C6LO@vger.kernel.org, AJvYcCWUb5MQwiiOVlvkj2uUL8+tX79qE8vKgE0qiKUcg1dgLRmTUTVPTNTN8VSp2TwqOt4kKVem+o0usG12@vger.kernel.org, AJvYcCX0sqxSHxTES24NIZ3Siryw7y19Re0MJPeyP0AJJgihvkuRJAdp+agRKdCNJYGuGxCF/+BRWwSCtXsltQ==@vger.kernel.org X-Gm-Message-State: AOJu0YwRcRs9j4mSQGuvdTgECNkq8tNRlUw+nPvL6q9yrvdvj1/M9rKc h1ub+duayc6naND4FmoEHtLY8li0LONQQnzDu2xAnRHi+AHPO77i X-Gm-Gg: ASbGncusm52mF1/z3MVn5d1eY2luM0DoezjuGhcusMSKk+iqz7niLxum6kytbb+B4tc 96Uyb5FvkwjPont09WCRLiw+OmaCfwT68Kt7+fw7MpHnACBoPdAi0Ux5KsTG7O7FMq62v7uoM8s d8tTebaliHV+mFilKpr2dg4pQ3n6cljy4f/IpzEmAGfQ39NKRIcfHau/xMvuOrRR5CRKJ5UdWTT mb7x1yYxOcOTSeXkc3vddKgjrpsAn4WrFm5l9XsvCcce7QDpE9Ne3hjkKg1pUOe9OI+Om4dDWYa vCRIPWqaF6u0OlDVo9+sk64MsESYtTBSmBi9LTXmGTZWJ/bWuSanTl+Mr43pn9ImSQCp X-Google-Smtp-Source: AGHT+IHGBMJEO8+R7DqUEz8hzHGBbhkdsO5wRHl9G7dczHcBO14XnWfcboERE9FalZfCBAPnpCJUfQ== X-Received: by 2002:a5d:59ae:0:b0:38f:503a:d93f with SMTP id ffacd0b85a97d-3997f9336f0mr21916870f8f.40.1743000004776; Wed, 26 Mar 2025 07:40:04 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:04 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 06/15] dt-bindings: serial: renesas: Document RZ/V2N SCIF Date: Wed, 26 Mar 2025 14:39:36 +0000 Message-ID: <20250326143945.82142-7-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Document SCIF bindings for the Renesas RZ/V2N (a.k.a R9A09G056) SoC. The SCIF interface in Renesas RZ/V2N is identical to the one available in RZ/V2H(P), so `renesas,scif-r9a09g057` will be used as a fallback, allowing reuse of the existing driver without modifications. Signed-off-by: Lad Prabhakar Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/serial/renesas,scif.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/serial/renesas,scif.yaml b/D= ocumentation/devicetree/bindings/serial/renesas,scif.yaml index 8e82999e6acb..24819b204ebf 100644 --- a/Documentation/devicetree/bindings/serial/renesas,scif.yaml +++ b/Documentation/devicetree/bindings/serial/renesas,scif.yaml @@ -86,6 +86,7 @@ properties: - items: - enum: - renesas,scif-r9a09g047 # RZ/G3E + - renesas,scif-r9a09g056 # RZ/V2N - const: renesas,scif-r9a09g057 # RZ/V2H fallback =20 reg: --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f47.google.com (mail-wm1-f47.google.com [209.85.128.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 298D31F582F; Wed, 26 Mar 2025 14:40:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000010; cv=none; b=W1471XB5Cu6Ag4am2RJNfChKtkYl2wIjr3KwHkO+WOdTIkygEj/5UFCgt8zmktHLtpkoPudChfGrbgs3aVc28g+9FvMyVSxnxw/nSDHySdym8W0TUIgvKOz/G7FckJDDf+0/t7zTJt9PZ3U8aXzEvVTEATK8pDg1T2Yf32xY8ws= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000010; c=relaxed/simple; bh=f1CbqiCxzwDj/7ZOEmQUbfPFa15B5e0tpP4hyDRWljM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jVrqSVOCipQk6YUgQhntZdMxDlcXhNDDG0WEjlq5IDrtyvQswHY6X5rb3vE2yAScziHqdh5zNW6ViCNrxerwIKrTcVN5aBrNpcCjYJabm/Zqm/ImPkF3SJnyRb2WSlqGdDcTzVldBhsRgxWHw9gEv8R5CCT2Uxi76g+NhmBG4UE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=UBAMnQ+L; arc=none smtp.client-ip=209.85.128.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="UBAMnQ+L" Received: by mail-wm1-f47.google.com with SMTP id 5b1f17b1804b1-4394036c0efso44928625e9.2; Wed, 26 Mar 2025 07:40:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000006; x=1743604806; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4lXjgaJ30mX5cDcOLM5e2+yWI/YHl60h4te+LJZ26is=; b=UBAMnQ+LiX+fEL+ZDdDez+Nhn1KOCpWQ+DlNVaG40WAh9R/lELyONozsqtVNk7+Gq8 o+W2hcR8Z/RY3q9y9xh+1t7+qSUuS8+Ignml30U0+3Vw+2/9+bBE2u36jyMiXZr2uVKW CEvlWbZRuyzkFcIUFy+4k82S79+FK4onpgYbm/BsEwneruLzCNalOiIbvYT7Yyq0BEWp 02+PaYbcpQg/p8U4KRwM/FUW6OyLg87lQgS1R9aKb7SeP3E8YMiaWlkiVoCrTNlxfPoy WniXhg9Hz7fczXKTzzTwn04H1jbXe2OgbslNlo9MYOBnhN/gQ0XWa647s/CSsnCUA7yf MOMA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000006; x=1743604806; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4lXjgaJ30mX5cDcOLM5e2+yWI/YHl60h4te+LJZ26is=; b=tO3m6InARhND0MYsC8SjzNUjOC2YKHwAaq3eg+3xjUFO2pnoI3qXAFn6ah6OBDo+mj eQfSSlg8xZ57K9Z3z2ykdiMNQyAVQOTocGUMvPXdcmTiDeQaKpKpy4t1u6RC+00YzyQZ epm1lkB2z3Gy9swzZzNnw+w9BetSkg4AwHQK3bJKFTiM05CHfsAaS67OBvZpOVy66YX+ bBTODBK44DojsV8O/UCNzmoaKHS/jdEuugyZX1YX0E5NlQ3RtmQu7hxC7h/85payTryb 6fIto1GH94XLNT8F26By90AyqjQ58kMOoHfDv4a8K4wQH1qQQFwL3dO9ILfievfAAo4z sc6w== X-Forwarded-Encrypted: i=1; AJvYcCUvd69Ohzg/2kvUGe7/Hx5AGuwqSXX1Gdipy1KqzNyiXxhJADyAi0dsSO9aWmoU9Bdt8FjIobASRWZI@vger.kernel.org, AJvYcCVDBZQyvOFlWcDuewRXmY6mW1pX+d8xjXt5X6eGrLn2V5b8AuRSMglbuZmF+A77A6DzVYCEP0YTNxqZ@vger.kernel.org, AJvYcCVmz4ismeZLlMdS+E6g2DArnAiKqDy9zC8ViJ1FvZ3bI3Ew/y2U7OgxJIBKpC/OIabZGilpzJgarvyT7g==@vger.kernel.org, AJvYcCWTv1n/berZJ4JvDKOoxbfUuWVZ/DMjiV2c11jZWPNd2IBZlMsCvkf3ltA+CN3VEeSoVx3CM/gal8mnqG73@vger.kernel.org, AJvYcCWVBXENf6Ob3djnNLL+A9j1YcmS9WsRYetHAakmX1DVp/eASmXRRwbmGr35m0cBBN6dmbycKYUhR2mKve8F@vger.kernel.org, AJvYcCXbdHBQfAylLJp5IlHkMZGyvvMxCKT//kfOZ8w2JsuMOwjUz0MJgNohBOVLoCKkK0W2AU0jMkELsp0e@vger.kernel.org X-Gm-Message-State: AOJu0YwfoKyoSN9ggXPaaGqMnsNrHe1p7axjj1w6iBntq28FZ+2fQ4tQ I7HPM9S3XXaM1gcbEVwyJHAJ6cycT4z9+wBrhCQzxl2O3vfRkVOg X-Gm-Gg: ASbGnctGiFWClDhEMRxkiGvWA2lGndEKc2U/3Z5duM1T0AGTzB069cjPFSnGatjP/e9 AMR7j2BV5XFAWstqYaTXA1btOopCS1IVmubCH1HOhifSgeDDqUf6qqH5fozThcT6DP5isRO9RZu P55s6MG514fAHQTk3r1xx8CaZh3PGriLZr7X4MsWv76k2sYpxnw4IJaihfHA+6KmNu0QmHBRYph wjgFrp9eItZOfgbrCmFyUB/AjRrHCLfaknnBW/NSLZtCqnYHCliz61rHBjKvAn9C4LI0O2iMl7c 1skLm1bJB6iVwsULG/G+Agbqrw6awjXH3q4kwVaaIYaAsZcn8ZrqVW1fjzdU7v2QV0LC X-Google-Smtp-Source: AGHT+IH46KfQuYDthexFM9JOF37fPKyd4C3Ozaj4K3acaAOPvFJgrgx3LcP7JO5sXYRF9Zdn87Jt9Q== X-Received: by 2002:a05:6000:2b08:b0:38f:2678:d790 with SMTP id ffacd0b85a97d-3997f9104acmr15697964f8f.33.1743000006086; Wed, 26 Mar 2025 07:40:06 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:05 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 07/15] dt-bindings: mmc: renesas,sdhi: Document RZ/V2N support Date: Wed, 26 Mar 2025 14:39:37 +0000 Message-ID: <20250326143945.82142-8-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add SDHI bindings for the Renesas RZ/V2N (a.k.a R9A09G056) SoC. Use `renesas,sdhi-r9a09g057` as a fallback since the SD/MMC block on RZ/V2N is identical to the one on RZ/V2H(P), allowing reuse of the existing driver without modifications. Signed-off-by: Lad Prabhakar Acked-by: Rob Herring (Arm) Reviewed-by: Geert Uytterhoeven --- Documentation/devicetree/bindings/mmc/renesas,sdhi.yaml | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/mmc/renesas,sdhi.yaml b/Docu= mentation/devicetree/bindings/mmc/renesas,sdhi.yaml index 773baa6c2656..7563623876fc 100644 --- a/Documentation/devicetree/bindings/mmc/renesas,sdhi.yaml +++ b/Documentation/devicetree/bindings/mmc/renesas,sdhi.yaml @@ -69,7 +69,9 @@ properties: - renesas,sdhi-r9a09g011 # RZ/V2M - const: renesas,rzg2l-sdhi - items: - - const: renesas,sdhi-r9a09g047 # RZ/G3E + - enum: + - renesas,sdhi-r9a09g047 # RZ/G3E + - renesas,sdhi-r9a09g056 # RZ/V2N - const: renesas,sdhi-r9a09g057 # RZ/V2H(P) =20 reg: --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 88C751F7545; Wed, 26 Mar 2025 14:40:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000011; cv=none; b=Ur78w6MJKT3pXIUZHG06uyrvsXBai8QoknXpVoXqbkyMJdahM7s8J/b48PwtmKMyYhmVpz8kNHFNIpphdKDbpO3vUyuXZbVGqXuB0oaNcgpSqBURr2Qr9cIc/g0tDYqDj8s9WtjLYY6eq9TYk9+H24LQTq+OjUEIFaH4BdFCLXQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000011; c=relaxed/simple; bh=3kQzsMrakU+78qwTYSDqzRTtgKZamrZgIc8SOH2DHtc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=RzRj2WejwBI4IfeihN8cqofDfBdRkBmOPcvycY+63gaR32RCnHnrPS1R/e76PESR4kfMRJo2x6LnPb2mBYQJB3IcH3XdcW77cnEYp+b5gZPy0xCfzqdTfoGHbdZvvX6brpuTc3NV8dkOQkT3IaNdm2rY4Sfg781lsO43VkMpoL0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=lKkLRPIp; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="lKkLRPIp" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-4393dc02b78so50713065e9.3; Wed, 26 Mar 2025 07:40:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000008; x=1743604808; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Do+c2jt3ez/mwsIBzhfn197DCYpfGLyk5Y7H1RPahPg=; b=lKkLRPIpXTYr+G8vvMEi0WSvGOZqwCiYXGvpAPcs1n+4Ftc8oe5LNJY2sfmmTLoXTL eGUnPRBefrEe+37vTio/8acAZ0vYYIskEP2wiEeZZLCHebfz82oFChQ+EWnRHFv8b0Lk 7VspsCRl9tGe/oUFKh25v/dGfqkx97OfJFxLVu7yDniH6ZFTz+ZxigNTrM9jkahZthNB 6KHLhPeb9TDYxUEZ7ewsClLC8SnFtiqDSVdnR66K7GVOir28v+pJW9yxSxIKCpVPX7Xj 4h6P8qe1L+6jZ+AkcPeexWRotB/1ovtIZF/7z5rds0uenypytUVClzlAiEV7p2UpGGQe ay/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000008; x=1743604808; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Do+c2jt3ez/mwsIBzhfn197DCYpfGLyk5Y7H1RPahPg=; b=DYJbK/Lz89F10S7QPVwGKTBsEKHiDuzEUGOcboDrxjwVTFo0YjfwasUPEnmf0o1YPc Tz9Bief1AXzV5fTXdu0/jiSm3zPv4CVDBMAcPeyPUlnV37/mG8jhwlPBw8G+9i9m9bfz OqNMdUrzqCc1F/S/0/0v/rtmA81rBYZwDNko9QT81zdqYSvpyrUPtZyoqdTf/4wt+aiT mu9naUuow0YZDF391AWThklhNWEXa9Ds5ZWUvUrbsaxyOm15SaZJ5ZQWY46+pyPWCUN3 tQksAhyj5FfhfFsr7PEvx0PLT4zry0LtdrBVf6ay3RvuMiuBxsHQ1i0mTSrAKs9AFlgv pEvw== X-Forwarded-Encrypted: i=1; AJvYcCU/NnbViYMbqBJs+PKK9LJl3JNA9zsxzcs+014YGhW4eAWF2MAjv+trA7hJHYe1UsOX/TmUWqitZhiO@vger.kernel.org, AJvYcCUqMhhJLrGd88KZWWnQRd/mjcj0V//YL1yfOtQiYNEcSlyLg74dYYccbKLT2MkWGha7fJmrIAVt7CHexZ3f@vger.kernel.org, AJvYcCUvGFoAT0RrIeQnKZBaosbQaovd4vsDmMJ4dkW1X5T3lXvjB8KGxt1MojGm/JdIkH5tEqHAvumwPJbkPA==@vger.kernel.org, AJvYcCWjiuuquqAFsiJ0ai58jtFDdAIeoeNJctznOv3ghM6EfXL1gFbpB9/R7KVwKprZszyVECOdabW6Wtmx@vger.kernel.org, AJvYcCXDxZYhVdyxk1DUgPulBYezbBLU1X1AyL5/6QJkFTJg6SjYg43HCcndPzPybWmAET+HT2/iI0CGO2F/hRvm@vger.kernel.org, AJvYcCXOb5/cW161KnFqBhihemyaI5X37BtJcqZPx5dxCVnqaAKD/79zFgWXt9Dm0fRw2YYeb0JEAc6Ujy5f@vger.kernel.org X-Gm-Message-State: AOJu0Yw3wMWn79/Nhmv3U4LXztDShOvRkpg3Lewv8gT/C+6bNMN/754+ O0ioQBXvts4w80FXJmPN58BDfLitktt7cNhHfh2tER6KSLCXBP4F X-Gm-Gg: ASbGncvQXqQdvcEipydVNr7hkSzFoUkRF0FIEXjuRTsVBepLv5Zd4lhCSMYM9U+PR+O qc0fFwi/S+Hug647CA59JTtCc708+AhbBXDZsqZu4L8IVA1TLe011pzYQ2c20ByuRrOy2zsGgwk z++wRFDaYCOSvxHbzc80z/aGfu7D24i88YT24K8fFqmNT2bxAN6dVmVVT8U+Ka4LatFPqPsZDLS MhrZVU2JlrQewfNNwo7vlY1F059NXVI65PiMDnfsHqmuVl7yL7gCQnwGNdGmgzAXkdneBJHHiMi O7cXhUIX8q2gFfbwdXYLwecj8NvVXy+m55gEBznoxT6NxOuU5+s3d29AlGAgeKx6NQV2 X-Google-Smtp-Source: AGHT+IH7yjSccBFCk7mQThkh+BIzoRh/WlJjnbk5vOyrqffw/vRJDSY1aH3bAENm+vJkBJ73vzMiWw== X-Received: by 2002:a05:600c:4584:b0:43b:cc42:c54f with SMTP id 5b1f17b1804b1-43d509f433amr208304605e9.14.1743000007409; Wed, 26 Mar 2025 07:40:07 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:06 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 08/15] dt-bindings: clock: renesas: Document RZ/V2N SoC CPG Date: Wed, 26 Mar 2025 14:39:38 +0000 Message-ID: <20250326143945.82142-9-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Document the device tree bindings for the Renesas RZ/V2N (R9A09G056) SoC Clock Pulse Generator (CPG). Update `renesas,rzv2h-cpg.yaml` to include the compatible string for RZ/V2N SoC and adjust the title and description accordingly. Additionally, introduce `renesas,r9a09g056-cpg.h` to define core clock constants for the RZ/V2N SoC. Note the existing RZ/V2H(P) family-specific clock driver will be reused for this SoC. Signed-off-by: Lad Prabhakar Acked-by: Rob Herring (Arm) --- .../bindings/clock/renesas,rzv2h-cpg.yaml | 5 ++-- .../dt-bindings/clock/renesas,r9a09g056-cpg.h | 24 +++++++++++++++++++ 2 files changed, 27 insertions(+), 2 deletions(-) create mode 100644 include/dt-bindings/clock/renesas,r9a09g056-cpg.h diff --git a/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml= b/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml index c3fe76abd549..f261445bf341 100644 --- a/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml +++ b/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml @@ -4,13 +4,13 @@ $id: http://devicetree.org/schemas/clock/renesas,rzv2h-cpg.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# =20 -title: Renesas RZ/{G3E,V2H(P)} Clock Pulse Generator (CPG) +title: Renesas RZ/{G3E,V2H(P),V2N} Clock Pulse Generator (CPG) =20 maintainers: - Lad Prabhakar =20 description: - On Renesas RZ/{G3E,V2H(P)} SoCs, the CPG (Clock Pulse Generator) handles + On Renesas RZ/{G3E,V2H(P),V2N} SoCs, the CPG (Clock Pulse Generator) han= dles generation and control of clock signals for the IP modules, generation a= nd control of resets, and control over booting, low power consumption and p= ower supply domains. @@ -19,6 +19,7 @@ properties: compatible: enum: - renesas,r9a09g047-cpg # RZ/G3E + - renesas,r9a09g056-cpg # RZ/V2N - renesas,r9a09g057-cpg # RZ/V2H =20 reg: diff --git a/include/dt-bindings/clock/renesas,r9a09g056-cpg.h b/include/dt= -bindings/clock/renesas,r9a09g056-cpg.h new file mode 100644 index 000000000000..f4905b27f8d9 --- /dev/null +++ b/include/dt-bindings/clock/renesas,r9a09g056-cpg.h @@ -0,0 +1,24 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_CLOCK_RENESAS_R9A09G056_CPG_H__ +#define __DT_BINDINGS_CLOCK_RENESAS_R9A09G056_CPG_H__ + +#include + +/* Core Clock list */ +#define R9A09G056_SYS_0_PCLK 0 +#define R9A09G056_CA55_0_CORE_CLK0 1 +#define R9A09G056_CA55_0_CORE_CLK1 2 +#define R9A09G056_CA55_0_CORE_CLK2 3 +#define R9A09G056_CA55_0_CORE_CLK3 4 +#define R9A09G056_CA55_0_PERIPHCLK 5 +#define R9A09G056_CM33_CLK0 6 +#define R9A09G056_CST_0_SWCLKTCK 7 +#define R9A09G056_IOTOP_0_SHCLK 8 +#define R9A09G056_USB2_0_CLK_CORE0 9 +#define R9A09G056_GBETH_0_CLK_PTP_REF_I 10 +#define R9A09G056_GBETH_1_CLK_PTP_REF_I 11 + +#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G056_CPG_H__ */ --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A48201F8691; Wed, 26 Mar 2025 14:40:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000012; cv=none; b=YbdOhfun9P1CKrdY2AyNbm4dLoQUHzjR+g9l4Mz1Qxi0BeJ3/5Mh5FtDjXYenP3MLEoOX7sbcDLzBoaahj/zsiMy/22Lgt5vj5ISYlN94fezSCKDpZM0ESpaCbhWTiCC2su+d/TyVxXxExiH/sh5WE0BjpMNQK+TSY5k62lJ3RA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000012; c=relaxed/simple; bh=kpI3gp3MRY6M2LbTZYS2Bh+AcXVh5xJHYVQGkK/btjs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=d0CEjpC+zA+BaLnpN52jVQTTD+6WiPNqum7w/gp+5BZRvHIiy4pHrt69QkPzr3gDTGsK+lRVRvyvALXapxIJqOaHukOUjKvZFqv3lknfchqAF2fCRd1vvpBUVMYSNdu6X2+W6fYY6yrTmC7hc4KtRDl0TVtWZd3xFy72TGOiOj0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=GRNyq2hF; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GRNyq2hF" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-43cf05f0c3eso45184665e9.0; Wed, 26 Mar 2025 07:40:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000009; x=1743604809; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Z1j1BA+HGOgIyo6xuYGOrJ+5+PYPIB/d2Yf/ee1CtZE=; b=GRNyq2hFJqzsFrSBDQuG0UYDxpfHf1iEj0CZahhFzCCXBiv7a72dhuu2jYuhn8uivg 9ADJxJ1X2fMTwz6AdJzF7yE43hjrJgjwU05XiMLHFZ7CjF8BG56kXGuncOHaV7mn5l5Y ITtTNOypgA88bpkeVBDN6XMso7vye/VGLBSvER5QtYyuU0Ydf0GY8o2DOTNsBr1uSpGd o7vxl5JIlJUUSM4iMnUADoJJlMBUVnjE7/KhhU0gGbNnjvFRSLxtAP1kLpBMS3gl1lES vY9+TYpBBK7KkPpnuNQqPvIX9uewhMNJM/09T1U8XwCulp+TI6FOofSFWYRoBhRiSf0F KuaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000009; x=1743604809; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Z1j1BA+HGOgIyo6xuYGOrJ+5+PYPIB/d2Yf/ee1CtZE=; b=Lve5T7j+khKt+zLFXGjoGDbFQRcW4dWdZ2NAEOCHwXMe3PfA/gkhtZ3P8F9A4HXxid IDvGvttGOjZn+t9sE+CMOpUe9gflsx0XSp9uj2cXU8YrM/6qGAGynqXQdwUTskRggrzU MlxpwRseHn7elSr2S23OBtbv8IgzAEPOWi2YJ8A5tE+7bWoaSDefAl6FZesHqko6SEhd 6AJlQPOlXbP82KyZoPu1uy353P6gKfW82qPT7v6iXbML1Vgbv2XWhg1os1EuyxnJdZji Z21s+hwLzPct2QBTxuvfGJMtdQT4bTySPQLfkHKh+qNuOPQ54MZH9vaEUpHvfmP14e4k BH0A== X-Forwarded-Encrypted: i=1; AJvYcCUHSVoEG0TpNC3hn4l/WksWC6mbY174ktR+2P39lXTdZUFFidBuDZSXHtDwve3XYs9JffSuS77JnVhRqA==@vger.kernel.org, AJvYcCUMewj6w/Z9B9ryX2FMGNnV6pX8+fAvyQGLbDIBeSvcspfh08Y02KY6ADxqWQfnUzmtaFWV4Ux0Dwcu4NsI@vger.kernel.org, AJvYcCVV3AsH0TLRc1rqTrCiKyN09aXQyrgmbQgZD6CuNlplkj5/0L2DMG6iWOCWNaboNvZs2I+2M3L7eN/Foa9O@vger.kernel.org, AJvYcCWnplU35woGQgxusRAyNPyHuizYJAriFbaasNWqmchl34dydl48eeV5ntuvDt5s8oilk8mAqn0Tb7gq@vger.kernel.org, AJvYcCX9IUTDFdwsIlt3hw2nPH62QsB7Iorkml5ufez+q4rfkecuNZXdRYg7qO1kcXCCy2gq7I6Yzfej2aYf@vger.kernel.org, AJvYcCXtr2R6qoxfO8WyDqaHUeE5sk2q18dz8n9tjircRMlfKtyBUV8S2N/aCCS1vpzsZH/d7LequtO3Gf+1@vger.kernel.org X-Gm-Message-State: AOJu0YzVe3iV2E+UTJZMu3bd6aHCNz0LEuxgVc/Adc11W68YoF+uO/yR 2c8BoplyYRBNTunBvDiQj7HqK+3STEJ48wLqfcW2UBIoZV3bj5sr X-Gm-Gg: ASbGncuoZ/7jtcrWah20eLZ9bTCe3rucmijz6kTI9KlWoqO4JR5K85ePIza5Mc1vWFz piC2ZrX9z7SD2lhDwRHQdCG5pV0I6Hr1Xa0ZkKxOXMVcSdNePCbQYzouSxefJ7RhGCCsKNAsD5K QQvL1TCA6EaZVxtm3qFiA11aORtnc2nUIWA1kLUfjAlNISlVyF0osrxWVJzNW2fD7mxzczTomhx Au5tXVT9zcHTOZ7JhOW08TpS5QyXHOLmsXT3AwDl0P5pNRHxpBc5rTFbEekDCNtVlbPFZpRRYKl VCpuiVJlJZFox2Qy74/r+5C7Sx/58wfoT4be1FajTgfENmcb/NW5JfI8p9qmyeJ+ztk98bWtHRo qZ+Y= X-Google-Smtp-Source: AGHT+IEKbkR38dvRhy1sUXeJxZCnKrWnPS2l5frO3p+7xh9t3NKy5sNOQr2iTx/hFYOhXUCLD0Hysw== X-Received: by 2002:a05:600c:4747:b0:43d:2313:7b4a with SMTP id 5b1f17b1804b1-43d509e43e3mr201240375e9.3.1743000008858; Wed, 26 Mar 2025 07:40:08 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:08 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 09/15] clk: renesas: rzv2h-cpg: Sort compatible list based on SoC part number Date: Wed, 26 Mar 2025 14:39:39 +0000 Message-ID: <20250326143945.82142-10-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Reorder the compatible entries in `rzv2h_cpg_match[]` to follow a numerical sequence based on the SoC part numbers. Signed-off-by: Lad Prabhakar --- drivers/clk/renesas/rzv2h-cpg.c | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/drivers/clk/renesas/rzv2h-cpg.c b/drivers/clk/renesas/rzv2h-cp= g.c index 4c0247de6cb0..88ab26a077ae 100644 --- a/drivers/clk/renesas/rzv2h-cpg.c +++ b/drivers/clk/renesas/rzv2h-cpg.c @@ -1367,17 +1367,17 @@ static int __init rzv2h_cpg_probe(struct platform_d= evice *pdev) } =20 static const struct of_device_id rzv2h_cpg_match[] =3D { -#ifdef CONFIG_CLK_R9A09G057 - { - .compatible =3D "renesas,r9a09g057-cpg", - .data =3D &r9a09g057_cpg_info, - }, -#endif #ifdef CONFIG_CLK_R9A09G047 { .compatible =3D "renesas,r9a09g047-cpg", .data =3D &r9a09g047_cpg_info, }, +#endif +#ifdef CONFIG_CLK_R9A09G057 + { + .compatible =3D "renesas,r9a09g057-cpg", + .data =3D &r9a09g057_cpg_info, + }, #endif { /* sentinel */ } }; --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2020E1F3BB4; Wed, 26 Mar 2025 14:40:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000014; cv=none; b=MW+FuABdOV7+3S7ymzBow1ci8phNrF4ubx162aVOUNcnXYN1OajH7Pk8GXiSZYp8GpIDmdMlPcniMPluCVG2z0HzFYofq39kCyQY4NnvkglEKfXCRVR4i+xvQCsr2BNcbZV0kfumLISPZMug8RKnPNr2xQMtM1mACUs4TV7Z3Qk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000014; c=relaxed/simple; bh=CrSZzbNupfiCxBmSg0vAgeWQUShwmv4joaP4OfGWSHQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=oeRaD6jEsRbPBAQ3pnNQFYNTt/c4dxNdbrgLXVV2qzGw5GFuFoMxgWF2QDM9lHainMqOkYfCUwbdTI7SvvdBa5elHXgd1/pVkpaRDAGyqIy4wT2LbVBlGlbbBGXH5QKpexzTvER7Nyw5I0bCpN+CFBxz1AKQis2hMlFfFX9zwI8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bs6VsrTP; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bs6VsrTP" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-3912e96c8e8so3885372f8f.2; Wed, 26 Mar 2025 07:40:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000010; x=1743604810; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GUzZZKdRA/nrtwrVMsRSl600s/LtFe+i4gqc1g40AFI=; b=bs6VsrTP0dXbZ2PaV3Tj+KTvuOZjUUcObQbpRrOUuXIOErDSFnR4DUZUo45gXJ3I3+ q0HZuoBhhCBtw1ZGAJGRyg/F4y0lD2StpmuhA2wNSstM8rJsZNZOMY2A/rL/nyXRmzHH WvpBVnsav89DsJ7vCaKjSphw+Sb8DO3iDHrfIvEK/XJlOfJOzUF+LL9lqgLojD46Kef1 Xzy/pWSED4VkbjMZwdt64RWbDwoXqlz7AWOUrGHFcu3wmZgWhRrt1kHFJ2nK7e8Uu3gY 7XVbNAj4jOMU3yjbtXR3Aeo3TpPpbgy6ABrLsYxvBVpJ01ZHND7pdVchref12XrVGVaY kHpA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000010; x=1743604810; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GUzZZKdRA/nrtwrVMsRSl600s/LtFe+i4gqc1g40AFI=; b=q+kaLIpfyqWah8Zm9a6khl/OohJWkFFwL4sOn1ikxDKCU9BxFgCVEUfI3fpMYf9m/A +Q4gVAopCtuDrwmRbDXI74w5FT6eSaA8NyenqwpCmjw13ve2omYTFlzNRueTxw2wCMhT S9ojncWsJtWpN2FNO50SPUCHjXQRvijaBvyvSy2Wl3DPuJ+wcxD0QyCi5rH8BhYLnR5d a9JLw7zu7FEdgBboPIarO1m8SsqUAK3OxLkFIu3vM6iL5eQM46789CI5ntfihI1oQ4Hp 2joJt0utJtwxvCHxiCzKFgF9aRbmjjZoQNBdwljTINgUMa1hjgzyJsw2S1clb6u8c0xn AWJQ== X-Forwarded-Encrypted: i=1; AJvYcCUMJU0zokb4dKweppXCJ2stGu3oyhQCakorIMiEMko1R45Hmnf5iSeptVIcFRxSgG0gYvLl8xzYUcx4@vger.kernel.org, AJvYcCUgpocFkzvtPpeEWsc3cZKJuV54vtwh0FaWdOSAVEEKJ2IMrZSqgex0J8h8a9xGZDmp+SZajvsonvab3Q==@vger.kernel.org, AJvYcCUl3tysNYaGx7x0HpKK61A2YVQbZxIxZeg8d3PvFQKqtt+a2+3FZF50m8FJyJVhkjG7oME7ZlWWToEOT4Gw@vger.kernel.org, AJvYcCV3qx8O39SdGCKms3s6dvHnNrbEBP4WmtwvyiXWvWhkA+weTtOCjmnYw1Gfu0UmCVzX5xwiMWp6KtaT@vger.kernel.org, AJvYcCVtwH7AeZL/amDR0Lk64Ff8rt1z+tWg4L3SLBPJ9EMo9ehkwM84NxsQApuHoN15UMEtPq2WsqBEI/uh@vger.kernel.org, AJvYcCWPJOoJX6f/zOWteXMQepOz55jc+Y+rHj4po7zPLFLPgj+I4U1woJUox5W/uKLePtedpEYI+/pNGdWxTy7j@vger.kernel.org X-Gm-Message-State: AOJu0Yxw/fT+NXr32rl+bhelOTCsXK1AFPPyxluX81oc7qDIOJi8/p8m 3kscamr/hE/sIgjzOMvvDB0x+D+Ukfipkwm30GLzV4LWrNQ7Hjwl X-Gm-Gg: ASbGncvg833qlsHlL1TfqjPFoQb151b4wDNAsRO3yn8JfloSthdF7+xIPf/hbyScpc+ D89TTVIlv2jewOnUftvAdAcxzACcdO2V+40tzJDfvNnL3hveVDCcOM238Aa8BSlYdid7AARjxVw 015da1kY2gH1Gvc+h0nVQMAtuuwHYCg1FBle+tgUwtI4hcqwFD+RrWRO7IRhXvivV+4jzQbUGv5 7MWfUPjAXa+zkbr7ZlGfMB7FK3T6WVrfjLXcM2hhlKj6lwsVlbCVaQqKWR1CHmQPldPrkMZuLnU lAUKo3PmGzf5rE1BRqUX6vsmG/5yzDL8lI8IhH3+XeX/4MrIkFKcvuNL5drNZ2GtV+1r X-Google-Smtp-Source: AGHT+IFEK+jlhPNvUrwlDVkGSbJqrzn40ggqtTSLr7IlAExJnoyHZvyqsCwFub0v2F1dz21J46ontg== X-Received: by 2002:a05:6000:2cd:b0:390:eacd:7009 with SMTP id ffacd0b85a97d-3997f92d09bmr17718923f8f.42.1743000010107; Wed, 26 Mar 2025 07:40:10 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:09 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 10/15] clk: renesas: rzv2h: Add support for RZ/V2N SoC Date: Wed, 26 Mar 2025 14:39:40 +0000 Message-ID: <20250326143945.82142-11-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar The clock structure for RZ/V2N is almost identical to RZ/V2H(P) SoC with less IP blocks compared to RZ/V2H(P). For eg: CRU2/3 are present only on the RZ/V2H(P) SoC. Add minimal clock and reset entries required to boot the Renesas RZ/V2N EVK and binds it with the RZ/V2H CPG family driver. Signed-off-by: Lad Prabhakar --- drivers/clk/renesas/Kconfig | 5 + drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/r9a09g056-cpg.c | 152 ++++++++++++++++++++++++++++ drivers/clk/renesas/rzv2h-cpg.c | 6 ++ drivers/clk/renesas/rzv2h-cpg.h | 1 + 5 files changed, 165 insertions(+) create mode 100644 drivers/clk/renesas/r9a09g056-cpg.c diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 5a4bc3f94d49..50c20119d12a 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -41,6 +41,7 @@ config CLK_RENESAS select CLK_R9A08G045 if ARCH_R9A08G045 select CLK_R9A09G011 if ARCH_R9A09G011 select CLK_R9A09G047 if ARCH_R9A09G047 + select CLK_R9A09G056 if ARCH_R9A09G056 select CLK_R9A09G057 if ARCH_R9A09G057 select CLK_SH73A0 if ARCH_SH73A0 =20 @@ -199,6 +200,10 @@ config CLK_R9A09G047 bool "RZ/G3E clock support" if COMPILE_TEST select CLK_RZV2H =20 +config CLK_R9A09G056 + bool "RZ/V2N clock support" if COMPILE_TEST + select CLK_RZV2H + config CLK_R9A09G057 bool "RZ/V2H(P) clock support" if COMPILE_TEST select CLK_RZV2H diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index 2d6e746939c4..f9075bca6e95 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -38,6 +38,7 @@ obj-$(CONFIG_CLK_R9A07G054) +=3D r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A08G045) +=3D r9a08g045-cpg.o obj-$(CONFIG_CLK_R9A09G011) +=3D r9a09g011-cpg.o obj-$(CONFIG_CLK_R9A09G047) +=3D r9a09g047-cpg.o +obj-$(CONFIG_CLK_R9A09G056) +=3D r9a09g056-cpg.o obj-$(CONFIG_CLK_R9A09G057) +=3D r9a09g057-cpg.o obj-$(CONFIG_CLK_SH73A0) +=3D clk-sh73a0.o =20 diff --git a/drivers/clk/renesas/r9a09g056-cpg.c b/drivers/clk/renesas/r9a0= 9g056-cpg.c new file mode 100644 index 000000000000..e2712a25c43a --- /dev/null +++ b/drivers/clk/renesas/r9a09g056-cpg.c @@ -0,0 +1,152 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Renesas RZ/V2N CPG driver + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ + +#include +#include +#include +#include + +#include + +#include "rzv2h-cpg.h" + +enum clk_ids { + /* Core Clock Outputs exported to DT */ + LAST_DT_CORE_CLK =3D R9A09G056_GBETH_1_CLK_PTP_REF_I, + + /* External Input Clocks */ + CLK_AUDIO_EXTAL, + CLK_RTXIN, + CLK_QEXTAL, + + /* PLL Clocks */ + CLK_PLLCM33, + CLK_PLLCLN, + CLK_PLLDTY, + CLK_PLLCA55, + + /* Internal Core Clocks */ + CLK_PLLCM33_DIV16, + CLK_PLLCLN_DIV2, + CLK_PLLCLN_DIV8, + CLK_PLLDTY_ACPU, + CLK_PLLDTY_ACPU_DIV4, + + /* Module Clocks */ + MOD_CLK_BASE, +}; + +static const struct clk_div_table dtable_1_8[] =3D { + {0, 1}, + {1, 2}, + {2, 4}, + {3, 8}, + {0, 0}, +}; + +static const struct clk_div_table dtable_2_64[] =3D { + {0, 2}, + {1, 4}, + {2, 8}, + {3, 16}, + {4, 64}, + {0, 0}, +}; + +static const struct cpg_core_clk r9a09g056_core_clks[] __initconst =3D { + /* External Clock Inputs */ + DEF_INPUT("audio_extal", CLK_AUDIO_EXTAL), + DEF_INPUT("rtxin", CLK_RTXIN), + DEF_INPUT("qextal", CLK_QEXTAL), + + /* PLL Clocks */ + DEF_FIXED(".pllcm33", CLK_PLLCM33, CLK_QEXTAL, 200, 3), + DEF_FIXED(".pllcln", CLK_PLLCLN, CLK_QEXTAL, 200, 3), + DEF_FIXED(".plldty", CLK_PLLDTY, CLK_QEXTAL, 200, 3), + DEF_PLL(".pllca55", CLK_PLLCA55, CLK_QEXTAL, PLLCA55), + + /* Internal Core Clocks */ + DEF_FIXED(".pllcm33_div16", CLK_PLLCM33_DIV16, CLK_PLLCM33, 1, 16), + + DEF_FIXED(".pllcln_div2", CLK_PLLCLN_DIV2, CLK_PLLCLN, 1, 2), + DEF_FIXED(".pllcln_div8", CLK_PLLCLN_DIV8, CLK_PLLCLN, 1, 8), + + DEF_DDIV(".plldty_acpu", CLK_PLLDTY_ACPU, CLK_PLLDTY, CDDIV0_DIVCTL2, dta= ble_2_64), + DEF_FIXED(".plldty_acpu_div4", CLK_PLLDTY_ACPU_DIV4, CLK_PLLDTY_ACPU, 1, = 4), + + /* Core Clocks */ + DEF_FIXED("sys_0_pclk", R9A09G056_SYS_0_PCLK, CLK_QEXTAL, 1, 1), + DEF_DDIV("ca55_0_coreclk0", R9A09G056_CA55_0_CORE_CLK0, CLK_PLLCA55, + CDDIV1_DIVCTL0, dtable_1_8), + DEF_DDIV("ca55_0_coreclk1", R9A09G056_CA55_0_CORE_CLK1, CLK_PLLCA55, + CDDIV1_DIVCTL1, dtable_1_8), + DEF_DDIV("ca55_0_coreclk2", R9A09G056_CA55_0_CORE_CLK2, CLK_PLLCA55, + CDDIV1_DIVCTL2, dtable_1_8), + DEF_DDIV("ca55_0_coreclk3", R9A09G056_CA55_0_CORE_CLK3, CLK_PLLCA55, + CDDIV1_DIVCTL3, dtable_1_8), + DEF_FIXED("iotop_0_shclk", R9A09G056_IOTOP_0_SHCLK, CLK_PLLCM33_DIV16, 1,= 1), +}; + +static const struct rzv2h_mod_clk r9a09g056_mod_clks[] __initconst =3D { + DEF_MOD_CRITICAL("gic_0_gicclk", CLK_PLLDTY_ACPU_DIV4, 1, 3, 0, 19, + BUS_MSTOP(3, BIT(5))), + DEF_MOD("scif_0_clk_pck", CLK_PLLCM33_DIV16, 8, 15, 4, 15, + BUS_MSTOP(3, BIT(14))), + DEF_MOD("sdhi_0_imclk", CLK_PLLCLN_DIV8, 10, 3, 5, 3, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_0_imclk2", CLK_PLLCLN_DIV8, 10, 4, 5, 4, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_0_clk_hs", CLK_PLLCLN_DIV2, 10, 5, 5, 5, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_0_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 6, 5, 6, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_1_imclk", CLK_PLLCLN_DIV8, 10, 7, 5, 7, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_1_imclk2", CLK_PLLCLN_DIV8, 10, 8, 5, 8, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_1_clk_hs", CLK_PLLCLN_DIV2, 10, 9, 5, 9, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_1_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 10, 5, 10, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_2_imclk", CLK_PLLCLN_DIV8, 10, 11, 5, 11, + BUS_MSTOP(8, BIT(4))), + DEF_MOD("sdhi_2_imclk2", CLK_PLLCLN_DIV8, 10, 12, 5, 12, + BUS_MSTOP(8, BIT(4))), + DEF_MOD("sdhi_2_clk_hs", CLK_PLLCLN_DIV2, 10, 13, 5, 13, + BUS_MSTOP(8, BIT(4))), + DEF_MOD("sdhi_2_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 14, 5, 14, + BUS_MSTOP(8, BIT(4))), +}; + +static const struct rzv2h_reset r9a09g056_resets[] __initconst =3D { + DEF_RST(3, 0, 1, 1), /* SYS_0_PRESETN */ + DEF_RST(3, 8, 1, 9), /* GIC_0_GICRESET_N */ + DEF_RST(3, 9, 1, 10), /* GIC_0_DBG_GICRESET_N */ + DEF_RST(9, 5, 4, 6), /* SCIF_0_RST_SYSTEM_N */ + DEF_RST(10, 7, 4, 24), /* SDHI_0_IXRST */ + DEF_RST(10, 8, 4, 25), /* SDHI_1_IXRST */ + DEF_RST(10, 9, 4, 26), /* SDHI_2_IXRST */ +}; + +const struct rzv2h_cpg_info r9a09g056_cpg_info __initconst =3D { + /* Core Clocks */ + .core_clks =3D r9a09g056_core_clks, + .num_core_clks =3D ARRAY_SIZE(r9a09g056_core_clks), + .last_dt_core_clk =3D LAST_DT_CORE_CLK, + .num_total_core_clks =3D MOD_CLK_BASE, + + /* Module Clocks */ + .mod_clks =3D r9a09g056_mod_clks, + .num_mod_clks =3D ARRAY_SIZE(r9a09g056_mod_clks), + .num_hw_mod_clks =3D 25 * 16, + + /* Resets */ + .resets =3D r9a09g056_resets, + .num_resets =3D ARRAY_SIZE(r9a09g056_resets), + + .num_mstop_bits =3D 192, +}; diff --git a/drivers/clk/renesas/rzv2h-cpg.c b/drivers/clk/renesas/rzv2h-cp= g.c index 88ab26a077ae..34a3145d72eb 100644 --- a/drivers/clk/renesas/rzv2h-cpg.c +++ b/drivers/clk/renesas/rzv2h-cpg.c @@ -1373,6 +1373,12 @@ static const struct of_device_id rzv2h_cpg_match[] = =3D { .data =3D &r9a09g047_cpg_info, }, #endif +#ifdef CONFIG_CLK_R9A09G056 + { + .compatible =3D "renesas,r9a09g056-cpg", + .data =3D &r9a09g056_cpg_info, + }, +#endif #ifdef CONFIG_CLK_R9A09G057 { .compatible =3D "renesas,r9a09g057-cpg", diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cp= g.h index a7aa1da181e5..8a2466f10deb 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -326,6 +326,7 @@ struct rzv2h_cpg_info { }; =20 extern const struct rzv2h_cpg_info r9a09g047_cpg_info; +extern const struct rzv2h_cpg_info r9a09g056_cpg_info; extern const struct rzv2h_cpg_info r9a09g057_cpg_info; =20 #endif /* __RENESAS_RZV2H_CPG_H__ */ --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4407A1F9F70; Wed, 26 Mar 2025 14:40:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000015; cv=none; b=PKLpTz27f6J4pILxlDiWwV1zwIAU3SwjteohbL0tbq3hLH6h5loDHEqxl9T2IjgENjzhzv7JmM5Njb9d7D+rHMehv5HqHCptr1+/wlpxl/AzG0GkkLzeedqyw1xFXmJfP3cm9Dk4CopwE1kCS9zmnKfWGsH6ZYo+wNqezGGh9zo= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000015; c=relaxed/simple; bh=uoersSX0rR7OKoFV4lC+SCpJcNumJDxwESTf/Qh1qIk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Xy5qxO7UundDtWmjQzEbjrhY6SrFZuy+yRkaJfolzzJbNG5TqhSDTjhWewWX+/oGcCeNst2evZE9TqJK3XrCdPArMJyl3xfJoCwfv0VoABYB2LB7pGHBGCnF1+BfZZGvXt4zRpflyXQdCXW3Ejp0Z0dpa2cKmuyEwBDvfB7gcnE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=QRFjUKte; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="QRFjUKte" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-43d0359b1fcso6714095e9.0; Wed, 26 Mar 2025 07:40:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000011; x=1743604811; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=r/lomG6J/G1Z46g4mIoWdtRmMOjFhTy33WeBBrymFoI=; b=QRFjUKteoYqQAsynFo4DhQEE36GcpZMxhK6lbemdefOKgOporW7XawvDRvKXj2tL5w bzsN9gUBngGCrwpUljfE0auZNtyk4wQyEiCB92nkYvZ6O3u7TPVbjgIKz+qtwVR6k1Qy DDpA3gfP4nKVou/yJO/hNZZxeUwdicyFlMgBKXbzlBnCA8QVvfuHwslbd/dQwkXddant VNGtXUJGB5wOrJW441njaly3QNiougn5Z4NUaZtXPwzoDd+1DZtNAre9jQKUb6twhyiW nxoAWXTwE74ArpLnGs+atO/0jgdTJeJ8dtHoUOlgot8RNwIfJJQCJVQ/hvfg01Jh0c07 Q2+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000011; x=1743604811; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=r/lomG6J/G1Z46g4mIoWdtRmMOjFhTy33WeBBrymFoI=; b=tytvmTthsIRga59f+uQreR/+LYnPW8MPCdbkADfqXQWELBXrHdCd6F7sjU97g6UZW6 5TtnHuwThW1lM3/sULlojlr7ICWzZ9QLRldARXE3HUa9Sj4my0nEGqXQzLaNNrwEom3Q gexQ9eRzTHL3nw3kMrMElHJXgXkliIwDENUM//39Z4zWeAfHR1J+AZdwU1EBNz1adTlk U5SWjhMMXQ5jNdleyP1PiO2LyZtkEcQO6k+WNHpLhWiaj6WV1VZJBVASGxhDSnqbt8oR h8bXs2Uli22qzaDk92lYcL6rl3uZv5vqdezo56aFru3+2pQiRhb13+caxuOjoDLFnyzK Oy5A== X-Forwarded-Encrypted: i=1; AJvYcCU34E7yLZ7XaD+dhEOFvYRqgM05GJASUNOt5PHuQeSw8x8iEwQvCULI40FRCRlzYJyOqDNVI8zEilNi@vger.kernel.org, AJvYcCVqcPxaCM4mHtpu7Lpw7l9CVtiSQzGfsyYeBLUu68zj+DsoZbrOZkoBNvnfQNBtqrvHdRooJyKU4C5z@vger.kernel.org, AJvYcCW84Uwax+UqK6QYBGxhNiy/QMFDCO8ON8eJz46WJa/8JhQz4oWRyN8HRNdSEm+kiArbp9CrYqaeS70hkcLQ@vger.kernel.org, AJvYcCW9qrvinurHDV3A8Z80zkKeQYJnvrh01J5fdP8vEuQfhWHYsSrwaJonk7lhyAT/5oIwPZiIkKkvBUF7@vger.kernel.org, AJvYcCWJdP2/8SgQ3w6UQLFujR/0O7OsYjdzQnvIjWrDjrKrCJSoz/TL7CTgloA+OMnISPac6o5fqJN207LAh7kJ@vger.kernel.org, AJvYcCXSTPPrTFeBlBmn/SPGtCKpz5wddl2S64ccNkUNin4yOkclj/1XNrLXLZNDxbwjmShSJhDQ/PJCBDMWSw==@vger.kernel.org X-Gm-Message-State: AOJu0Yx+6y6x5fUC2Db/vCAQ+XEKjcIx23449D+D4UTgJxeUAL5B7wwE y6QLJ27Jbk0tIKNabKWlpH1/iL4RcF4uVy1RErgI+u8qT8utLFfx X-Gm-Gg: ASbGnctHls24uCcG/1MncbSACjLv1lxZGY4kFwmVpFudDueKkpESKIIip8n7VYmcxQU hTO/ZFHYj/1obdx1ljv+ap79I+en9Z365GlUSJxQUhx5VKnab2+sbuX9LoFN5drg9WTcQYMz7ih H3D9rlEVNLSbCRd5nEudMckNFgrUJC9ida2kwiQt/GyBjF6GQ/RxVnhYfNDWXAKYB5ng4p7qrDi ajgYmjcryJpPgzxN8JBMGOIH1tn229TJldhF2aKM1l/2tpkoTXw2x/W1mX7ywAZXdtn9LTtsJjv YUpDlSmYTuMdln+4jmQ/Ap0kiJ3+i5v2eSQuvzku6S8mPEx37inN61HcKFXsknfXITmRG665EuP 1wV8= X-Google-Smtp-Source: AGHT+IEIcUFLZuJ+CZrWTt/yKGPAxWem+MKUwzWCtkifX+BMYe55mgN/WTi1vPZkmR0ezxHKuAOQsg== X-Received: by 2002:a05:600c:1c07:b0:43c:f3e1:a729 with SMTP id 5b1f17b1804b1-43d77643440mr34306375e9.12.1743000011301; Wed, 26 Mar 2025 07:40:11 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:10 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 11/15] dt-bindings: pinctrl: renesas: Document RZ/V2N SoC Date: Wed, 26 Mar 2025 14:39:41 +0000 Message-ID: <20250326143945.82142-12-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add documentation for the pin controller found on the Renesas RZ/V2N (R9A09G056) SoC. The RZ/V2N PFC differs slightly from the RZ/G2L family and is almost identical to the RZ/V2H(P) SoC, except that the RZ/V2H(P) SoC has an additional dedicated pin. To account for this, a SoC-specific compatible string, 'renesas,r9a09g056-pinctrl', is introduced for the RZ/V2N SoC. Also add `renesas,r9a09g056-pinctrl.h` header file which define pins that will be used by the driver and board DTS files. Signed-off-by: Lad Prabhakar --- .../pinctrl/renesas,rzg2l-pinctrl.yaml | 2 ++ .../pinctrl/renesas,r9a09g056-pinctrl.h | 30 +++++++++++++++++++ 2 files changed, 32 insertions(+) create mode 100644 include/dt-bindings/pinctrl/renesas,r9a09g056-pinctrl.h diff --git a/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-pinctr= l.yaml b/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-pinctrl.ya= ml index 768bb3c2b456..5156d54b240b 100644 --- a/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-pinctrl.yaml @@ -27,6 +27,7 @@ properties: - renesas,r9a07g044-pinctrl # RZ/G2{L,LC} - renesas,r9a08g045-pinctrl # RZ/G3S - renesas,r9a09g047-pinctrl # RZ/G3E + - renesas,r9a09g056-pinctrl # RZ/V2N - renesas,r9a09g057-pinctrl # RZ/V2H(P) =20 - items: @@ -145,6 +146,7 @@ allOf: contains: enum: - renesas,r9a09g047-pinctrl + - renesas,r9a09g056-pinctrl - renesas,r9a09g057-pinctrl then: properties: diff --git a/include/dt-bindings/pinctrl/renesas,r9a09g056-pinctrl.h b/incl= ude/dt-bindings/pinctrl/renesas,r9a09g056-pinctrl.h new file mode 100644 index 000000000000..206bba07c288 --- /dev/null +++ b/include/dt-bindings/pinctrl/renesas,r9a09g056-pinctrl.h @@ -0,0 +1,30 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * This header provides constants for Renesas RZ/V2N SoC pinctrl bindings. + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ + +#ifndef __DT_BINDINGS_PINCTRL_RENESAS_R9A09G056_PINCTRL_H__ +#define __DT_BINDINGS_PINCTRL_RENESAS_R9A09G056_PINCTRL_H__ + +#include + +/* RZV2N_Px =3D Offset address of PFC_P_mn - 0x20 */ +#define RZV2N_P0 0 +#define RZV2N_P1 1 +#define RZV2N_P2 2 +#define RZV2N_P3 3 +#define RZV2N_P4 4 +#define RZV2N_P5 5 +#define RZV2N_P6 6 +#define RZV2N_P7 7 +#define RZV2N_P8 8 +#define RZV2N_P9 9 +#define RZV2N_PA 10 +#define RZV2N_PB 11 + +#define RZV2N_PORT_PINMUX(b, p, f) RZG2L_PORT_PINMUX(RZV2N_P##b, p, f) +#define RZV2N_GPIO(port, pin) RZG2L_GPIO(RZV2N_P##port, pin) + +#endif /* __DT_BINDINGS_PINCTRL_RENESAS_R9A09G056_PINCTRL_H__ */ --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C80CD1FBC89; Wed, 26 Mar 2025 14:40:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000017; cv=none; b=hwrb+Itr1r4l2f4slfIeJQ5GAMDCZVSFFCnGUn5eQFw0tfaF9J/ctUod8ScpT5FvP8wYLmwRD/INaOCovYDI0RuY3avbAJMlESTfYJ0iT5rdhHhCJDHH5uxskwAD/ec7dZT48amsc1B3ZQ0Uq1Mogfzz4OhtReOZmnvnlBwndQE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000017; c=relaxed/simple; bh=o5hgzM4VQ5OJeGEXkCVX1VygAU/9FrnkB/FemZCGrts=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qtrCEzQE65i6gFvseZ9Ls0IsgKbpAyDBrW8iGahqVCHNH+8HJokQ+mm1PIgq8uHnTRG+fVhgzg8LBPRZDYUDMd3TNzyuZb9DJQmFA20I8zTQm7O4nrC86uwJXMmSg7HLxhixLUglayjGX/my3VnXAmD/jTNqlswGqeX5ivMbcrM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=OP/gs54w; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="OP/gs54w" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-39ac56756f6so2712934f8f.2; Wed, 26 Mar 2025 07:40:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000013; x=1743604813; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=C6hfLsSuXXkQW+oQprMpqK3KHzdpSf8DxnzIWa6RWKI=; b=OP/gs54w5Z1Z+soZcS12XJrcEM2ELQGu9DScYlalcvnIIlyeEfGDycOsi+SY0JLPNB YBuJo5q583QX/GSzCwH25hqtF7YBO2CQMiYMmkGWr0lRFeGBbiYmCae4qR032R3MI/m+ VDsZRY2X9OCP7HjUPuXxKZRJ9TRw1atH+NkcLVZNms1TjqFbizVzWc1hU67tmocJrHTD bdxtsnCooijKIOUIUk29fl3Vn6DJpecdMKka8esIjRYcuiONS2hcgF9cJlvvKeMD03lz i6rh71+e1xBJXdt5kph21eSVxb4X+NJPhEUun53eUtUUc0RKL+x4TZS+/kyhYRKFXatj HwDg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000013; x=1743604813; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=C6hfLsSuXXkQW+oQprMpqK3KHzdpSf8DxnzIWa6RWKI=; b=F7isUU8tjSUpF7dk3HSblhCjJAzq9SRlBhOvcckb4UNJYNpjcvNTTg4CGD+1SPvTp7 LLX1imvFi07saTld5u7rQXQwY67dVGXL6WPOp3tq6Mfd6INDenzMbOq+rNkS0QuMyRfA NU7UUQuLSihWq6rV+pb67GTbirChdmktAl9PFjB+Yw0Wl2GWnSv3/BX/A+9YesU7hCSY qLToi+f3a5Qi6vbNwGZbtc5sJGybUpn2O13LYpBj59ym0tme+kmP1HWFCd5kPzXQ1Ln3 WZH//96uUi9nbwSsghxj976WDqxa7U97He+Eb859Cm2KQwSR7rF7c481kBJd/CIcd5RO +CRw== X-Forwarded-Encrypted: i=1; AJvYcCUFKatmHLXoL6rEA6LaJ02qkHNU3aiM/QWfIw5lKVL/5MluEMGqNnsU8+8iuwRm2MQjkkYc+k5xtr7yV2FX@vger.kernel.org, AJvYcCV1nhF/1s03PozkmImGgzN6HTZYGAv74McNUVhCYGAkdRtCm3ciCVQ1OKDMIMt+D7TA6A9GHA9fn5MA@vger.kernel.org, AJvYcCVVS4RI7++P55el0xyOewPdlUrOeTLP6phZI9F4cEMlynNVtBtCtCfoOE0O5S9yzzsAiuwnbkqBgwMe@vger.kernel.org, AJvYcCVkKuEsLrYLW7LM5b492kta3ix8CK+KsSjlNU/BWaxn4u7DUHfdpOYhY3F9T8UpA/qLtP62b6nHJBfijQ==@vger.kernel.org, AJvYcCWXTZWYPUOdq0pdURqDH75HLwsOi++RtnstSwnbUNm7Ekf3GSqBXhvv6Tt4OSa01+3Av5zzF55HXnbF@vger.kernel.org, AJvYcCXzIMsMVMwD7p7kEOH7Lg6OlHHrgWL6b+YIsxe5j2ViLDB8eeNOYI/cS1JN/KCdWcYj3qjgmZewrJ7yfbJU@vger.kernel.org X-Gm-Message-State: AOJu0YxzueyocH0Vs/sAnK6B+vQIUYRZwPfxjaa7NwM+U6v6PoYqsFTe OrxeDh71SBIdm32Yw3A4RuzYQvcnaoWvTkV4joULxUJLC4ZcDAi7 X-Gm-Gg: ASbGncvKp9eS9Pz4/GEsKZrzaAoj3U3Fm4LmFOLEK7r56TOTPpRUquR4Mw0nSclqrqX BC5fqyUcoyRf/rqYxcgzPMeHTuB26DThwtYNrxrkIStb3tUS1ScZ7tIziumuMdzjLw7BHy7IYqn xwT7cB+ngNbRMt6ea1bb6ncG57hia60xxpPH5xOlnrB7KSbcyz2TNALDHN2RwiKsyTvztqSJlw9 lAD0MDf97h6l0b+8dafT7Z9KjCwQilxMA6TxOm9iQvXsAyMs++Q9uTzGKbku/qgbBnAdoOifH1C bqhxoxd3aEWzzYJzemvthVnf7uQxGBG+0BE9cjh+MlfYuJmMxHJT2WmcFhfsjsrJhIuY X-Google-Smtp-Source: AGHT+IE4qtcNDA9+68gnJpQW7sH+JjJZJUZhlD6D7jXeTF/bWc027ggNQ2cK9NDwA9P5cuQE+xB1mA== X-Received: by 2002:a05:6000:2cd:b0:390:fc5a:91c8 with SMTP id ffacd0b85a97d-3997f940ec2mr19210115f8f.53.1743000012657; Wed, 26 Mar 2025 07:40:12 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:11 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 12/15] pinctrl: renesas: rzg2l: Add support for RZ/V2N SoC Date: Wed, 26 Mar 2025 14:39:42 +0000 Message-ID: <20250326143945.82142-13-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add pinctrl support for the Renesas RZ/V2N SoC by reusing the existing RZ/V2H(P) pin configuration data. The PFC block is nearly identical, with the only difference being the absence of `PCIE1_RSTOUTB` on RZ/V2N. To accommodate this, move the `PCIE1_RSTOUTB` entry to the end of the `rzv2h_dedicated_pins` array and set `.n_dedicated_pins` to `ARRAY_SIZE(rzv2h_dedicated_pins) - 1` in the RZ/V2N OF data. Signed-off-by: Lad Prabhakar --- drivers/pinctrl/renesas/Kconfig | 1 + drivers/pinctrl/renesas/pinctrl-rzg2l.c | 36 ++++++++++++++++++++++++- 2 files changed, 36 insertions(+), 1 deletion(-) diff --git a/drivers/pinctrl/renesas/Kconfig b/drivers/pinctrl/renesas/Kcon= fig index 3c18d908b21e..e16034fc1bbf 100644 --- a/drivers/pinctrl/renesas/Kconfig +++ b/drivers/pinctrl/renesas/Kconfig @@ -42,6 +42,7 @@ config PINCTRL_RENESAS select PINCTRL_RZG2L if ARCH_RZG2L select PINCTRL_RZV2M if ARCH_R9A09G011 select PINCTRL_RZG2L if ARCH_R9A09G047 + select PINCTRL_RZG2L if ARCH_R9A09G056 select PINCTRL_RZG2L if ARCH_R9A09G057 select PINCTRL_PFC_SH7203 if CPU_SUBTYPE_SH7203 select PINCTRL_PFC_SH7264 if CPU_SUBTYPE_SH7264 diff --git a/drivers/pinctrl/renesas/pinctrl-rzg2l.c b/drivers/pinctrl/rene= sas/pinctrl-rzg2l.c index c72e250f4a15..ae5e040f3276 100644 --- a/drivers/pinctrl/renesas/pinctrl-rzg2l.c +++ b/drivers/pinctrl/renesas/pinctrl-rzg2l.c @@ -2304,7 +2304,6 @@ static struct rzg2l_dedicated_configs rzv2h_dedicated= _pins[] =3D { { "SD1DAT3", RZG2L_SINGLE_PIN_PACK(0xc, 3, (PIN_CFG_IOLH_RZV2H | PIN_CFG_= SR | PIN_CFG_IEN | PIN_CFG_PUPD)) }, { "PCIE0_RSTOUTB", RZG2L_SINGLE_PIN_PACK(0xe, 0, (PIN_CFG_IOLH_RZV2H | PI= N_CFG_SR)) }, - { "PCIE1_RSTOUTB", RZG2L_SINGLE_PIN_PACK(0xe, 1, (PIN_CFG_IOLH_RZV2H | PI= N_CFG_SR)) }, { "ET0_MDIO", RZG2L_SINGLE_PIN_PACK(0xf, 0, (PIN_CFG_IOLH_RZV2H | PIN_CFG= _SR | PIN_CFG_IEN | PIN_CFG_PUPD)) }, { "ET0_MDC", RZG2L_SINGLE_PIN_PACK(0xf, 1, (PIN_CFG_IOLH_RZV2H | PIN_CFG_= SR | @@ -2359,6 +2358,14 @@ static struct rzg2l_dedicated_configs rzv2h_dedicate= d_pins[] =3D { { "ET1_RXD1", RZG2L_SINGLE_PIN_PACK(0x14, 5, (PIN_CFG_PUPD)) }, { "ET1_RXD2", RZG2L_SINGLE_PIN_PACK(0x14, 6, (PIN_CFG_PUPD)) }, { "ET1_RXD3", RZG2L_SINGLE_PIN_PACK(0x14, 7, (PIN_CFG_PUPD)) }, + + /* + * This pin is only available on the RZ/V2H(P) SoC and not on the RZ/V2N. + * Since this array is shared with the RZ/V2N SoC, this entry should be p= laced + * at the end. This ensures that on the RZ/V2N, we can set + * `.n_dedicated_pins =3D ARRAY_SIZE(rzv2h_dedicated_pins) - 1,`. + */ + { "PCIE1_RSTOUTB", RZG2L_SINGLE_PIN_PACK(0xe, 1, (PIN_CFG_IOLH_RZV2H | PI= N_CFG_SR)) }, }; =20 static struct rzg2l_dedicated_configs rzg3e_dedicated_pins[] =3D { @@ -3349,6 +3356,29 @@ static struct rzg2l_pinctrl_data r9a09g047_data =3D { .bias_param_to_hw =3D &rzv2h_bias_param_to_hw, }; =20 +static struct rzg2l_pinctrl_data r9a09g056_data =3D { + .port_pins =3D rzv2h_gpio_names, + .port_pin_configs =3D r9a09g057_gpio_configs, + .n_ports =3D ARRAY_SIZE(r9a09g057_gpio_configs), + .dedicated_pins =3D rzv2h_dedicated_pins, + .n_port_pins =3D ARRAY_SIZE(r9a09g057_gpio_configs) * RZG2L_PINS_PER_PORT, + .n_dedicated_pins =3D ARRAY_SIZE(rzv2h_dedicated_pins) - 1, + .hwcfg =3D &rzv2h_hwcfg, + .variable_pin_cfg =3D r9a09g057_variable_pin_cfg, + .n_variable_pin_cfg =3D ARRAY_SIZE(r9a09g057_variable_pin_cfg), + .num_custom_params =3D ARRAY_SIZE(renesas_rzv2h_custom_bindings), + .custom_params =3D renesas_rzv2h_custom_bindings, +#ifdef CONFIG_DEBUG_FS + .custom_conf_items =3D renesas_rzv2h_conf_items, +#endif + .pwpr_pfc_lock_unlock =3D &rzv2h_pwpr_pfc_lock_unlock, + .pmc_writeb =3D &rzv2h_pmc_writeb, + .oen_read =3D &rzv2h_oen_read, + .oen_write =3D &rzv2h_oen_write, + .hw_to_bias_param =3D &rzv2h_hw_to_bias_param, + .bias_param_to_hw =3D &rzv2h_bias_param_to_hw, +}; + static struct rzg2l_pinctrl_data r9a09g057_data =3D { .port_pins =3D rzv2h_gpio_names, .port_pin_configs =3D r9a09g057_gpio_configs, @@ -3389,6 +3419,10 @@ static const struct of_device_id rzg2l_pinctrl_of_ta= ble[] =3D { .compatible =3D "renesas,r9a09g047-pinctrl", .data =3D &r9a09g047_data, }, + { + .compatible =3D "renesas,r9a09g056-pinctrl", + .data =3D &r9a09g056_data, + }, { .compatible =3D "renesas,r9a09g057-pinctrl", .data =3D &r9a09g057_data, --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CA6971FBE9E; Wed, 26 Mar 2025 14:40:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000018; cv=none; b=EctCswEOFpMeDUjBPOh/7sOPXUqjWYzf/4G9mCrcUsOPs7tbRXmVzJMLtS1x9uYCscjalc//HM2xHdndNyuYgbI332qh86HfdvJLfF6h3AYMS1DHZJAiSt/n93WJ01ZO/25OQAx6AzqjiAbJ9Cpd+sMe9pyEQzFMHg4xohdpSAw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000018; c=relaxed/simple; bh=4mJSffzQAA8/SKBNkOgmdVDWwvMqzcZHLeBFMhcqExk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=OgqqZa8HgVayWXTzW1J5DMAi97FDYrqpxd2g+6878/y536a2MYHsoHKRe62Bf5X8A5SQj+JesdN8d0RfZr5NkGc4V1JONV/AL15olc7sBQwkJyerAsHRybhgb9MRKOsu+3R+5RqrRgqtUjs8kg5iLeNjYSAN3buf91qjh3CTlRw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hecVdOv6; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hecVdOv6" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-4394036c0efso44930495e9.2; Wed, 26 Mar 2025 07:40:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000014; x=1743604814; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=q10tmQw4d4n82X0z4LlSkRoHDEfQec/aY8BwvwViugQ=; b=hecVdOv6hQM/UjHMVcXYCcOXDW9fkXXI1KtnQfSplJxoO6Cr8u0TflR2eOlO1QDBb+ q+Laas8cgr5oZCyaUsYh4HuPJDx/Eb3/A8SaX9BZbNH13S/47ThLIhmruJfs2lHjnRTJ YZphvRD8SHjDaDzh2QyL4Z3/8FX3q/qHp/mOjzP+ZgVh6qeVT4n4DDRcxqHHj+xQNdZX Hw5OWiliigu+S2ohPTEx05xKEUmo6yKrZDTnNa0psu9yyKfYh0carPhG7udO6l+8UbCe kqIPMj5BtNy0h3LxtYKlHCz7KU8/txA40b9ir4i4B9ah/PE7O6S3kOvJJWfduM6dVJeH S5fQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000014; x=1743604814; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=q10tmQw4d4n82X0z4LlSkRoHDEfQec/aY8BwvwViugQ=; b=ew9By/baOwRIeS6TyDFAYllvBoTkGna64M0bpWiuLO5620C4E3hb2hrigwIxRBSk5b FGIDqnhh4MC7ygatjyekA97QH364nzXDqioUjvzaysRWdQw86wYiLOeP/I/BLz15yEJ8 EolMZlCK2N7NQMvqAw6BCUUDNaRWRJC2kg/W0q+ZRohw2gg+/8kpVctqJyKFtSOv36dl 1i/0jyU/DXavxJlp6CwrEvbpISQ2p02uWuRzjMeAZM8sR+zBmNGmKVaIkie5ObA/No3R 63/0HFu5YlMOlNXtsIPUFDzLSLu68u237g7dMlM7xASGincSWloYCPrkiuxPgUF85iLd 16vg== X-Forwarded-Encrypted: i=1; AJvYcCUJ54fDQs6XpBQWr+WzGOcu+Ggc5SjzSQ+xC2U4ebfLJuV2vpQXsG81+qm8JERpzFEjWIUszAe0WAb7@vger.kernel.org, AJvYcCUZ4IA+WHPMGOg588I4wvbJySbjJE4UOMKLqS73Wj4g5bEVA79rpGYm4oq3oFxPRbPC4uT+J+4SrG6JJQ==@vger.kernel.org, AJvYcCW6Rgs5aIP03E2gJ0utso0rcDUoEf6yp4yKNhvRV41yPLMAnI2n7vJtJQHqdn69+DjuakGPSi4PJ3SQw+1E@vger.kernel.org, AJvYcCW7V3zFuQNwif4o1w8ljTvHbBGXgIFXBIlxEEZbFCkl7bx0gXY1V6TmGsx+75CcioixLsiKbO5o3TtT@vger.kernel.org, AJvYcCWQ1EqKuZ4VIty3cybZCnG8B5BBpYBTQMb6hgNvoWI1LFD8E00XPxL4h46EOa2Px9ZA3LcoCFdiMGUY@vger.kernel.org, AJvYcCXWHrw2zZ8OyP0uTFc4+YVLWWfRKMosJ6L/76peEbWV+YWD/y7/ao0STVhfQwlMEkF3T6BwGklYmg5UbASc@vger.kernel.org X-Gm-Message-State: AOJu0Yy7v/8SRFdrNlRYON3948DWuPHQ0IFohSZUtEn3Gf9ZxNYk89KE oR5cU+eiRs+mcw6JbTE5E1xNmUlxSv3UfL1aq0xLezoR0V/rvmkb X-Gm-Gg: ASbGncvZkLCya5wkkR9LKrVw+zp+A5n4sltyidP59kGUW8rVsMDcZhAlxPxEbcSCzSr g/PXwqIA/AR5QAi46bya12horu+EuXP/taTO1XTcusL5rB4ObDswEz0DsZ25/TRpRkE6bupWEd1 abmAWT65tUOXxQwHCA4o4rWdEv6I+Duf1k74IatAysVtcQU+/hH52gdyoUQMUuocQTKGFPPGy7O lqHV7ZXowC4metFgL5mwvWDowdxo7JnL8kAF+HQ6YtYJ8PYRj1L9wJ4UnjfMlrMbuvKO0CTpsEe pqIiYBnaSFrqMG/h5NjMIZoDpEavCa8YI/ooz9FyotkuopBachx6VjtOnqsJy+9FUNMM X-Google-Smtp-Source: AGHT+IFhbo/FW6BvxZ9UE1q9zuqz1Qw7bo30494+mRFayj1J1XJnAoEXcZ16gMN9jmMYNyHZ24rRYQ== X-Received: by 2002:a05:600c:5488:b0:43d:db5:7af8 with SMTP id 5b1f17b1804b1-43d50a31981mr160116825e9.21.1743000013925; Wed, 26 Mar 2025 07:40:13 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:13 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 13/15] arm64: dts: renesas: Add initial SoC DTSI for RZ/V2N Date: Wed, 26 Mar 2025 14:39:43 +0000 Message-ID: <20250326143945.82142-14-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add the initial Device Tree Source Include (DTSI) file for the Renesas RZ/V2N (R9A09G056) SoC. Include support for the following components: - CPU (Cortex-A55 cores with operating points) - External clocks (audio, qextal, rtxin) - Pin controller (GPIO support) - Clock Pulse Generator (CPG) - System controller (SYS) - Serial Communication Interface (SCIF) - Secure Digital Host Interface (SDHI 0/1/2) - Generic Interrupt Controller (GIC) - ARMv8 timer Signed-off-by: Lad Prabhakar --- Note, dtbs_check complains about missing interrupt properties for pinctrl. This is because, as part of the initial support, the ICU has not been added yet. The interrupt-related properties will be added to the pinctrl node along with ICU support. --- arch/arm64/boot/dts/renesas/r9a09g056.dtsi | 264 +++++++++++++++++++++ 1 file changed, 264 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a09g056.dtsi diff --git a/arch/arm64/boot/dts/renesas/r9a09g056.dtsi b/arch/arm64/boot/d= ts/renesas/r9a09g056.dtsi new file mode 100644 index 000000000000..a807dd90913f --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a09g056.dtsi @@ -0,0 +1,264 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/V2N SoC + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ + +#include +#include + +/ { + compatible =3D "renesas,r9a09g056"; + #address-cells =3D <2>; + #size-cells =3D <2>; + + audio_extal_clk: audio-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + /* + * The default cluster table is based on the assumption that the PLLCA55 = clock + * frequency is set to 1.7GHz. The PLLCA55 clock frequency can be set to + * 1.7/1.6/1.5/1.1 GHz based on the BOOTPLLCA_0/1 pins (and additionally = can be + * clocked to 1.8GHz as well). The table below should be overridden in th= e board + * DTS based on the PLLCA55 clock frequency. + */ + cluster0_opp: opp-table-0 { + compatible =3D "operating-points-v2"; + + opp-1700000000 { + opp-hz =3D /bits/ 64 <1700000000>; + opp-microvolt =3D <900000>; + clock-latency-ns =3D <300000>; + }; + opp-850000000 { + opp-hz =3D /bits/ 64 <850000000>; + opp-microvolt =3D <800000>; + clock-latency-ns =3D <300000>; + }; + opp-425000000 { + opp-hz =3D /bits/ 64 <425000000>; + opp-microvolt =3D <800000>; + clock-latency-ns =3D <300000>; + }; + opp-212500000 { + opp-hz =3D /bits/ 64 <212500000>; + opp-microvolt =3D <800000>; + clock-latency-ns =3D <300000>; + opp-suspend; + }; + }; + + cpus { + #address-cells =3D <1>; + #size-cells =3D <0>; + + cpu0: cpu@0 { + compatible =3D "arm,cortex-a55"; + reg =3D <0>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + clocks =3D <&cpg CPG_CORE R9A09G056_CA55_0_CORE_CLK0>; + operating-points-v2 =3D <&cluster0_opp>; + }; + + cpu1: cpu@100 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x100>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + clocks =3D <&cpg CPG_CORE R9A09G056_CA55_0_CORE_CLK1>; + operating-points-v2 =3D <&cluster0_opp>; + }; + + cpu2: cpu@200 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x200>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + clocks =3D <&cpg CPG_CORE R9A09G056_CA55_0_CORE_CLK2>; + operating-points-v2 =3D <&cluster0_opp>; + }; + + cpu3: cpu@300 { + compatible =3D "arm,cortex-a55"; + reg =3D <0x300>; + device_type =3D "cpu"; + next-level-cache =3D <&L3_CA55>; + enable-method =3D "psci"; + clocks =3D <&cpg CPG_CORE R9A09G056_CA55_0_CORE_CLK3>; + operating-points-v2 =3D <&cluster0_opp>; + }; + + L3_CA55: cache-controller-0 { + compatible =3D "cache"; + cache-unified; + cache-size =3D <0x100000>; + cache-level =3D <3>; + }; + }; + + psci { + compatible =3D "arm,psci-1.0", "arm,psci-0.2"; + method =3D "smc"; + }; + + qextal_clk: qextal-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + rtxin_clk: rtxin-clk { + compatible =3D "fixed-clock"; + #clock-cells =3D <0>; + /* This value must be overridden by the board */ + clock-frequency =3D <0>; + }; + + soc: soc { + compatible =3D "simple-bus"; + interrupt-parent =3D <&gic>; + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + pinctrl: pinctrl@10410000 { + compatible =3D "renesas,r9a09g056-pinctrl"; + reg =3D <0 0x10410000 0 0x10000>; + clocks =3D <&cpg CPG_CORE R9A09G056_IOTOP_0_SHCLK>; + gpio-controller; + #gpio-cells =3D <2>; + gpio-ranges =3D <&pinctrl 0 0 96>; + power-domains =3D <&cpg>; + resets =3D <&cpg 0xa5>, <&cpg 0xa6>; + }; + + cpg: clock-controller@10420000 { + compatible =3D "renesas,r9a09g056-cpg"; + reg =3D <0 0x10420000 0 0x10000>; + clocks =3D <&audio_extal_clk>, <&rtxin_clk>, <&qextal_clk>; + clock-names =3D "audio_extal", "rtxin", "qextal"; + #clock-cells =3D <2>; + #reset-cells =3D <1>; + #power-domain-cells =3D <0>; + }; + + sys: system-controller@10430000 { + compatible =3D "renesas,r9a09g056-sys"; + reg =3D <0 0x10430000 0 0x10000>; + clocks =3D <&cpg CPG_CORE R9A09G056_SYS_0_PCLK>; + resets =3D <&cpg 0x30>; + }; + + scif: serial@11c01400 { + compatible =3D "renesas,scif-r9a09g056", + "renesas,scif-r9a09g057"; + reg =3D <0 0x11c01400 0 0x400>; + interrupts =3D , + , + , + , + , + , + , + , + ; + interrupt-names =3D "eri", "rxi", "txi", "bri", "dri", + "tei", "tei-dri", "rxi-edge", "txi-edge"; + clocks =3D <&cpg CPG_MOD 0x8f>; + clock-names =3D "fck"; + power-domains =3D <&cpg>; + resets =3D <&cpg 0x95>; + status =3D "disabled"; + }; + + gic: interrupt-controller@14900000 { + compatible =3D "arm,gic-v3"; + reg =3D <0x0 0x14900000 0 0x20000>, + <0x0 0x14940000 0 0x80000>; + #interrupt-cells =3D <3>; + #address-cells =3D <0>; + interrupt-controller; + interrupts =3D ; + }; + + sdhi0: mmc@15c00000 { + compatible =3D "renesas,sdhi-r9a09g056", "renesas,sdhi-r9a09g057"; + reg =3D <0x0 0x15c00000 0 0x10000>; + interrupts =3D , + ; + clocks =3D <&cpg CPG_MOD 0xa3>, <&cpg CPG_MOD 0xa5>, + <&cpg CPG_MOD 0xa4>, <&cpg CPG_MOD 0xa6>; + clock-names =3D "core", "clkh", "cd", "aclk"; + resets =3D <&cpg 0xa7>; + power-domains =3D <&cpg>; + status =3D "disabled"; + + sdhi0_vqmmc: vqmmc-regulator { + regulator-name =3D "SDHI0-VQMMC"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + status =3D "disabled"; + }; + }; + + sdhi1: mmc@15c10000 { + compatible =3D "renesas,sdhi-r9a09g056", "renesas,sdhi-r9a09g057"; + reg =3D <0x0 0x15c10000 0 0x10000>; + interrupts =3D , + ; + clocks =3D <&cpg CPG_MOD 0xa7>, <&cpg CPG_MOD 0xa9>, + <&cpg CPG_MOD 0xa8>, <&cpg CPG_MOD 0xaa>; + clock-names =3D "core", "clkh", "cd", "aclk"; + resets =3D <&cpg 0xa8>; + power-domains =3D <&cpg>; + status =3D "disabled"; + + sdhi1_vqmmc: vqmmc-regulator { + regulator-name =3D "SDHI1-VQMMC"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + status =3D "disabled"; + }; + }; + + sdhi2: mmc@15c20000 { + compatible =3D "renesas,sdhi-r9a09g056", "renesas,sdhi-r9a09g057"; + reg =3D <0x0 0x15c20000 0 0x10000>; + interrupts =3D , + ; + clocks =3D <&cpg CPG_MOD 0xab>, <&cpg CPG_MOD 0xad>, + <&cpg CPG_MOD 0xac>, <&cpg CPG_MOD 0xae>; + clock-names =3D "core", "clkh", "cd", "aclk"; + resets =3D <&cpg 0xa9>; + power-domains =3D <&cpg>; + status =3D "disabled"; + + sdhi2_vqmmc: vqmmc-regulator { + regulator-name =3D "SDHI2-VQMMC"; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + status =3D "disabled"; + }; + }; + }; + + timer { + compatible =3D "arm,armv8-timer"; + interrupts-extended =3D <&gic GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 12 IRQ_TYPE_LEVEL_LOW>; + interrupt-names =3D "sec-phys", "phys", "virt", "hyp-phys", "hyp-virt"; + }; +}; --=20 2.49.0 From nobody Mon Feb 9 12:03:01 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 097ED1F8691; Wed, 26 Mar 2025 14:40:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000019; cv=none; b=cart78fDpDWYtJzxASrdCWQZ4/e/B9EWQRtDdef9WxVJGZSGnSlMyhYVwnMrC0QcZUbWgodWJWzMj23icoUKJQL2mF5QHYyfYRn1k2pAdPVXss0O2i+jktvTXR1tLZc+yespy+nV4AHB5jDEDfDC3Qxlg95xM8fbOcUZUh0NMig= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000019; c=relaxed/simple; bh=yj4XgRWZOKauWmIoJXTfEovmOX248fvaF8O5Xtl9w6E=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NcQ0ghwF/dE1FaIKTGz2Ct5WE5EJRCweGKk31/i6WC6Us9tqrZKEJr0TaLHIZ6x25QwwE9G52p5A3ReUDw7V1Q0CxGMhl0RAOvNPQBKwew3CfNJ0Ul3DrdfadsX7WHIuF9a7lxhVEhqTRRd7ZtQpXN5AYe0QdMwXb/xeRzLIWqk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=AlfbrqVh; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="AlfbrqVh" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-43948021a45so61938805e9.1; Wed, 26 Mar 2025 07:40:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000015; x=1743604815; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Q5rclYPCoX+9XsQVXAGD6Zpg/jR52MIrAxSZcU/YUac=; b=AlfbrqVhCJRTmdXh85FNiymaefQ/KzCMctxqSMdI9yBARlXYWyqgqdJ8aISg3TwXHd cWiWDvL5e1la/Uy4qgzbj3OqUCTKLE6gG4UKpdr+a2Phy3D2QYUFnv/SNi1UqYlw6lMY qVV8Aw0UrUEI6NPFJ1JuCj9LLNO+IySDVnlkeVS3u5nHV4zaQr+ii+qv9ONFIMBZx902 x2hVPNdJCh8HlFth3/QlWAYvK/Cbz/MlTj/OUGpaSAQr5PK8Y6faDfav32jlEgJJ0qYo 1Z5ZAGvrczhDaWWE0DIODOFS74jwMWNrhpE3y+t66ENQ1oLMoAxDtdZA9aoJxqYmQ0ld 667Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000015; x=1743604815; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Q5rclYPCoX+9XsQVXAGD6Zpg/jR52MIrAxSZcU/YUac=; b=Em8fHeCwH+wxcNnUgwpZLP1rLOyNIROkETxNQvbLNUYA9Cq/gzfcH2DsX2Nw6f9xmQ zW+Jja3FlmFxu3jY/pyveuBLCalX/+W9O8PMRN+N2gdaRxceQn3EtvHhUXfZYRIJpgdK jfiGgJ73DwbcKuABR47JZRn7sbVLfcwzcKeLVTlE/shTjKlDKt5lCflNdKgc1R9R1pf7 MM+KPyduooI7uKflCbpyBU9mgQ2hhXTZLzpZI5kqRzlXv0w2QZwe05OqwJsjbPpwV5qk U8/OJ3WLNrv/jiRz80c4lYeaxF8mCW1tZOKy+FKFgQizUZZ81VeYGTHQMfsQlIkpStdY HGfQ== X-Forwarded-Encrypted: i=1; AJvYcCUoYWFIsisDfP3SHek0qcOXslIWYYosfmjsHlDUsHh2C7MLlO+deYJVWPBd/h8v7Ay87CkEJcaUmE5M@vger.kernel.org, AJvYcCVBljg52AwKAyvs/qYw9IkqN/mGNQJ96H6sgSqffd37eqiY7HLL9knBjvbcY6Ut4ut3yWP/jXVrnVK+H5Av@vger.kernel.org, AJvYcCVMGJ2obCCWrygjHVYQe35nGVteC7IlH8m+JRpjFqeYl4lG8lOmYh7yhLgAB4WmjzvZ9erA8Q0Ucr2A0OOg@vger.kernel.org, AJvYcCWj0XmcyYi3s3i0+I7F7yqKpvRfJBmWG+Tv0VhP4vqPYx8Dk3Jx30xHYB70byg/k2tqdGFBF21pf7AEaA==@vger.kernel.org, AJvYcCX1QRbGgYKIrcO3d7v2AzE4abToy1uH62SoM0XAQARA9F6xywHzWjGBTOVB9Tav/EHbBnndRextEcq+@vger.kernel.org, AJvYcCXlHPh64PVfiy2lbHqFsrInKKNurXPo5HgbUuyVYtM9MmXDPg+pZCuQJWLYCEnveHJC7w26oIdjAhOX@vger.kernel.org X-Gm-Message-State: AOJu0YzqUyjvslrdPdSrnX0GrfWMcSx2WGmFelOqLgyzq9pxwVYJJIQl 32Hp1Zn/82uQJtfr+wMMpX6GAR4/lQAnsUiXh0MIFupqxEV7WEj3 X-Gm-Gg: ASbGncsp/k5RMkmpYT7m7x/AJE5EjteeA0tl3mg1JK0TGCWJ9HjWURi3W1r25j1exPa 9cMaqwcVOHKvYbcYgX6vHu8fol90jh62k7lMTLdadF/YEZqznoPNl8KSehDupTp/tMDldBWkQzx MA8Vt9cal3Om4wUBxK2C5yCbObNUzNmQ53HtIVJnEZ0EBXRzj4PoLhN8CDfGGxV58mXzFrm+quF kY4/EzNBi8Jt7UL09L+fYsgLGX2WvpNuepV0mJOHD/YSJ3/dwWMOQEVFhuXUeTef/goZo+GSnX6 N45IEutkOk6XyZhfj1TDg8bHCd1nKfszL83Y5xTrgHtd2k2fK5+Kgdd2ZY3IDsgsFcQS X-Google-Smtp-Source: AGHT+IGRAy9yfwG6d2+eXVQeNxaGO7gg1l8K/+riQ2OdyGmO/wZrf70Io0vAaYCnsynf3rjsoKhCJg== X-Received: by 2002:a05:600c:5742:b0:43c:e70d:44f0 with SMTP id 5b1f17b1804b1-43d510fff60mr149245365e9.19.1743000015128; Wed, 26 Mar 2025 07:40:15 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:14 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 14/15] arm64: dts: renesas: Add initial device tree for RZ/V2N EVK Date: Wed, 26 Mar 2025 14:39:44 +0000 Message-ID: <20250326143945.82142-15-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Add the initial device tree for the Renesas RZ/V2N EVK board, based on the R9A09G056N48 SoC. Enable basic board functionality, including: - Memory mapping (reserve the first 128MB for the secure area) - Clock inputs (QEXTAL, RTXIN, AUDIO_EXTAL) - PINCTRL configurations for peripherals - Serial console (SCIF) - SDHI1 with power control and UHS modes Update the Makefile to include the new DTB. Signed-off-by: Lad Prabhakar --- arch/arm64/boot/dts/renesas/Makefile | 2 + .../dts/renesas/r9a09g056n48-rzv2n-evk.dts | 115 ++++++++++++++++++ 2 files changed, 117 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dts diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/ren= esas/Makefile index d25e665ee4bf..d8a8d7ca4c58 100644 --- a/arch/arm64/boot/dts/renesas/Makefile +++ b/arch/arm64/boot/dts/renesas/Makefile @@ -152,6 +152,8 @@ dtb-$(CONFIG_ARCH_R9A09G011) +=3D r9a09g011-v2mevk2.dtb =20 dtb-$(CONFIG_ARCH_R9A09G047) +=3D r9a09g047e57-smarc.dtb =20 +dtb-$(CONFIG_ARCH_R9A09G056) +=3D r9a09g056n48-rzv2n-evk.dtb + dtb-$(CONFIG_ARCH_R9A09G057) +=3D r9a09g057h44-rzv2h-evk.dtb dtb-$(CONFIG_ARCH_R9A09G057) +=3D r9a09g057h48-kakip.dtb =20 diff --git a/arch/arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dts b/arch/= arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dts new file mode 100644 index 000000000000..aee4748a7618 --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dts @@ -0,0 +1,115 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/V2N EVK board + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ + +/dts-v1/; + +#include +#include +#include "r9a09g056.dtsi" + +/ { + model =3D "Renesas RZ/V2N EVK Board based on r9a09g056n48"; + compatible =3D "renesas,rzv2n-evk", "renesas,r9a09g056n48", "renesas,r9a0= 9g056"; + + aliases { + mmc1 =3D &sdhi1; + serial0 =3D &scif; + }; + + chosen { + bootargs =3D "ignore_loglevel"; + stdout-path =3D "serial0:115200n8"; + }; + + memory@48000000 { + device_type =3D "memory"; + /* first 128MB is reserved for secure area. */ + reg =3D <0x0 0x48000000 0x1 0xf8000000>; + }; + + reg_3p3v: regulator-3p3v { + compatible =3D "regulator-fixed"; + regulator-name =3D "fixed-3.3V"; + regulator-min-microvolt =3D <3300000>; + regulator-max-microvolt =3D <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + vqmmc_sdhi1: regulator-vqmmc-sdhi1 { + compatible =3D "regulator-gpio"; + regulator-name =3D "SDHI1 VqmmC"; + gpios =3D <&pinctrl RZV2N_GPIO(A, 2) GPIO_ACTIVE_HIGH>; + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <3300000>; + gpios-states =3D <0>; + states =3D <3300000 0>, <1800000 1>; + }; +}; + +&audio_extal_clk { + clock-frequency =3D <22579200>; +}; + +&pinctrl { + scif_pins: scif { + pins =3D "SCIF_TXD", "SCIF_RXD"; + renesas,output-impedance =3D <1>; + }; + + sd1-pwr-en-hog { + gpio-hog; + gpios =3D ; + output-high; + line-name =3D "sd1_pwr_en"; + }; + + sdhi1_pins: sd1 { + sd1_dat_cmd { + pins =3D "SD1DAT0", "SD1DAT1", "SD1DAT2", "SD1DAT3", "SD1CMD"; + input-enable; + renesas,output-impedance =3D <3>; + slew-rate =3D <0>; + }; + + sd1_clk { + pins =3D "SD1CLK"; + renesas,output-impedance =3D <3>; + slew-rate =3D <0>; + }; + + sd1_cd { + pinmux =3D ; /* SD1_CD */ + }; + }; +}; + +&qextal_clk { + clock-frequency =3D <24000000>; +}; + +&rtxin_clk { + clock-frequency =3D <32768>; +}; + +&scif { + pinctrl-0 =3D <&scif_pins>; + pinctrl-names =3D "default"; + status =3D "okay"; +}; + +&sdhi1 { + pinctrl-0 =3D <&sdhi1_pins>; + pinctrl-1 =3D <&sdhi1_pins>; + pinctrl-names =3D "default", "state_uhs"; + vmmc-supply =3D <®_3p3v>; + vqmmc-supply =3D <&vqmmc_sdhi1>; + bus-width =3D <4>; + sd-uhs-sdr50; + sd-uhs-sdr104; + status =3D "okay"; +}; --=20 2.49.0 From nobody Mon Feb 9 12:03:02 2026 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 941A31FCFC2; Wed, 26 Mar 2025 14:40:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000020; cv=none; b=jsRx2plXYl1yyKsdi+crNs1SmJD9/gSLMogIs3FQ4ldG85aTxsQ1ePPB5lh0gFvUPrI7FEtMzvOEUpEkP1UZoFF8690JLzuwj+vaccnA3dI1RV65tC7gUx0al445jBBKoBRas94i8ZQpjfGhRsJRjgR7rjgoeWwUfDPabBqGh9s= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743000020; c=relaxed/simple; bh=TWUDBBZnu1BkI2OqASq4QWH769tWlcTAxmoohiQh0G4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=UlPnGEhzLVVWFIdMxP67CjR2U8AcD0s5Tnq8y/ZespCyuDAZFFFPuZsaV8Y/FM5MQ+nNPtoIESgbE4LHmQIJZpZstm4FjUdw0+A4ATwYsRTAQTU7uRjvf4WmWQWl4B476h3XeTsmrwBjFCKtK5itCC4jlr80Z3loMwBt80zKs+8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=fOPuQ9Qn; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="fOPuQ9Qn" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-43bb6b0b898so67814045e9.1; Wed, 26 Mar 2025 07:40:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1743000017; x=1743604817; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Oh3CNNvRBoX7TVXDcHJxqkfkaJkOwYjEATrQz4KoURc=; b=fOPuQ9QnMSY/K4Qt5vy7m/6qfVlrvxP5IKZPvAASd/6TD0JLZiRds1q5SlYZDqvzB4 s+if6FtFlpsDbTz7HN/qzLu3E4eIIosZGhRn/8rfaSLj246xN80XQ5Wy42ttnF/QAmy4 b5497Gzo3X4opRPXawheYF9PQGpAuzXdWy400s4d8luypJSolDyASJ9au5tjRvK/Um36 Md/IvdWhlqHz26AE6H5fN3xB8R6vR4ug0bQRciXLHpZdZIoOxXTCD+l48XILK2hchj3V tX+MbFTDyTgzefeCHBfREs/iEZtJCRwI/6fvpun5YU84V9+imeK4c7Ta5HSSJyqm8axs uQgw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743000017; x=1743604817; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Oh3CNNvRBoX7TVXDcHJxqkfkaJkOwYjEATrQz4KoURc=; b=PeoO8Dsu9u4T2f+Xe3ieTZ4nToW55ZBNGfzNh6P9jvX8iNrCtzip3xHd1FjrSC6I8+ e5dq+CqZ8lDbdlGx7xkRFQTOfSICrODtIAE8mQ2R0XpCcuYL6wjYqoGlBZnh+Clek6NN S8oPjumXjKwcC/xSr0kYMFxDOohCDsn5R0qXdewwdBnslrW9u4XZzAXC+5NudPIRXXD/ U2BJaJey8zLSSrONe0Gl7V8NAuJCMqmMcoidDzMEXzPm/I2T2GrG+JGPkrbJzhquIvCt TiHrWe0AUnNlELlnve5iIgaB3SCHo0MrU9UaZDfB77isW6VSKxlRNPsn/8iGctGmVySX C7wA== X-Forwarded-Encrypted: i=1; AJvYcCUHEcd/j+QhBj+WGFUz3TQtMCpJfocq1sVONsjJIyh1MhsstrsvW30Jj09MB+ZwGPxiXnsAZJUWX/SFXw==@vger.kernel.org, AJvYcCV/GtpPBgEDQHYIZviOWYvKY1YQF9VUS7DlcCCM2kmbBc4UGciHReM7c2oAK2CgSP6/t82Gm57e7tEb@vger.kernel.org, AJvYcCW3PxguF4IxiihEJwB+ULRIoFRCxWCfjUrlsYcNAsiD9U/HVoTcrxxoEbUrbiw74z4rmBC537PUEsxO@vger.kernel.org, AJvYcCW9dDLryzUgT/tM2+pRTICXfy4IGTZmBDEz0yds/WukEg9CnGliS/+D6u1jv78VwAE9uN+Ez6ZBTRek@vger.kernel.org, AJvYcCWId/CmijaHwIrbfdgEPzgYWkuFaUlUREHNO1/tfYzCe12m49uOVeNzaJ//2HfP1G6Tuphr6Z8OKzNefLl2@vger.kernel.org, AJvYcCXNivMKKgwNuw8H1WV3Qu+jLkseE9DcPjSo0HPBHzmplpkQ/10keS+BkBNwxdOEkYYdhYtH/o1/orljFMeJ@vger.kernel.org X-Gm-Message-State: AOJu0Yx0/oPf0fq+KvKBvSnx4RJ+pIMkH5f4Ru2YyVwGuaGZxTm9r8L1 0HcAgDyWiLRlJ1wIF6vCF6LFzJ3dZaBpGqz0X88ceKpNLqxdfGFm X-Gm-Gg: ASbGncs0z89f0CYvj0m4dbnBthFdXs29K4O0izYbo5VT7JcHF8jj307kx0VMgZAaT63 DHZ739mxEIvk84+3oGeYK9dFe+r7DZsuD/jHA/217g3y+ftf58ENE3PR/ZVNdl+j61j4ccnzJBr cz5L/qFs6b1psqo2iRFbyZrnQp9M/LlgmRC31MtSYFeJR+igRq/FBfvt8b6aNYP05V1Pvrwkp2V Mf/K8Wor3Cpeg7/xcl1qZW2AtsUh4QaLjk+xsJUY4SY30odne2cn+sMKtD8370zO3EwbbvQiQKk PdUFIpZTqrlKdJpO38Q290Vmkb2T2dszUTqNRFHSNbGGpgE/W4BNJ+FZIu9HMLHgNMxzj9odKqY VATc= X-Google-Smtp-Source: AGHT+IFS3943lenVZZ8F3Rv9er/EfJngMgScjrNWzlOZgNty3csF8GqBJtNIJJuQ2lTosciCzIcFdg== X-Received: by 2002:a05:600c:5ca:b0:43d:49eb:9675 with SMTP id 5b1f17b1804b1-43d52a8ff36mr137475145e9.22.1743000016374; Wed, 26 Mar 2025 07:40:16 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:e63e:b0d:9aa3:d18d]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-43d82efe9b4sm3891885e9.20.2025.03.26.07.40.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 26 Mar 2025 07:40:15 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm , Catalin Marinas , Will Deacon , Wolfram Sang Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH 15/15] arm64: defconfig: Enable Renesas RZ/V2N SoC Date: Wed, 26 Mar 2025 14:39:45 +0000 Message-ID: <20250326143945.82142-16-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250326143945.82142-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" From: Lad Prabhakar Enable support for the Renesas RZ/V2N (R9A09G056) SoC in the ARM64 defconfig. Signed-off-by: Lad Prabhakar --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 11e7d0ad8656..c7b41f86c128 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -1483,6 +1483,7 @@ CONFIG_ARCH_R9A07G054=3Dy CONFIG_ARCH_R9A08G045=3Dy CONFIG_ARCH_R9A09G011=3Dy CONFIG_ARCH_R9A09G047=3Dy +CONFIG_ARCH_R9A09G056=3Dy CONFIG_ARCH_R9A09G057=3Dy CONFIG_ROCKCHIP_IODOMAIN=3Dy CONFIG_ARCH_TEGRA_132_SOC=3Dy --=20 2.49.0