From nobody Thu Dec 18 12:13:00 2025 Received: from mail-lf1-f65.google.com (mail-lf1-f65.google.com [209.85.167.65]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E7AFC20E30F; Tue, 25 Mar 2025 15:58:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.65 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742918341; cv=none; b=A6YrHuc67vTRS2s9x86UG90zJBSxwfQMtdo9YvlHu84cMA17R6MvC7N3sM6UbFUwtFaKLUV8pS1qcqP9Zx6DFZJv+Fa02uMGH7HduGBduGs4sWdv8D635iRhQDFkSvIP4pRZYFfPgvxyu0JozNJHwFH4ZIn08ifZ9Jc6HlO61ow= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742918341; c=relaxed/simple; bh=5Pa2KeMTYBbfP4PheMtf3nFfMp9cm0iq0tk7K4wOOPY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=PDGa9Ul6718OOfrWBjaUL3IUml+eJ6vrtO5TP5gI/30P8EKZI+eaj/GfwhLXsNYiNVc1zw/XzXogLtK++2/afqHsRT/6aPrQ0WF8E5hWFBat9tp8XMwDwi0qCAztwSkX6KYT5VzUA/7O7DqAMyVc1r1D+pccneHCK8jdHadPkDA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HQbA1YTK; arc=none smtp.client-ip=209.85.167.65 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HQbA1YTK" Received: by mail-lf1-f65.google.com with SMTP id 2adb3069b0e04-5498d2a8b89so6565774e87.1; Tue, 25 Mar 2025 08:58:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742918338; x=1743523138; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=VAn0k+129G/lYAogRR6VU4mS8jgZ5heo+yrP5mQ+4s4=; b=HQbA1YTKqWPoND7Z1QN9YrPu8vehd73rbCK1OF/mFBGhIuvAT7P3YKgzvjotfrbZjl tt5hZsdTkp30x3eFLiyyMir6YR0Z6LXjXNRDWYC9z64YGhuMeDc5TDEzxbO8AKVZ5qCj bWXMRu4a78G7jjvKlIGFnqId+EzjOHJaVTTLzXypX56klAPpfL44LhA7OWbSbCWXlUtu 4qoH02bZ5G4cyYVdUUfFZ/gKVJ8bANfFmbqKX9zT5iXCSJQac5C27GjzyFBG3m/umoLF gVqgoEztCkwUCo059xVrKWFB8tmuabVYbMgXRRofnam0c8FgtwJLiLoophY3+V6KBMPV Fg7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742918338; x=1743523138; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=VAn0k+129G/lYAogRR6VU4mS8jgZ5heo+yrP5mQ+4s4=; b=NuATRIvbyK04LJhnWDLPHDFKNkE38pS4vvP1I69Oy6RpzraJNcpAMPghkObpxPjdG8 RmDwZ+UGTvF/XJxaqNPNd/lBM+TDQs/AMzeq2tgT8WPubm/E+iZY+7N8VQYk5tgvzAVt TcZuwO0EI37scSYpaLe61hrQs5ziAT6nJqj4Re4TnporuJq+HpViPZT5LfOm24IoGoiH ZuQgYri93a0yFqc6ndw6h6HDZ7PYP4XBZwXg8Ra3F924MT7wwfdModXakD3zA/vLXHt0 goQAiISuOHCCYD4Yatvge+w5lSO25awuDaQkvpP5s6IOQOO2XbF4yfOgivQVpDcwjSiX suow== X-Forwarded-Encrypted: i=1; AJvYcCVIDk3Pq73liCVTyxG08Ayff6cEaImQpUuKm8V6a2Po5ueaDfn7zYKfBScwA+LrgmfQKevkq4SQBPKn@vger.kernel.org, AJvYcCVQszTjifyCBDnTrth+jagkVgsIgRdWSJMYnIzWjGqGlIdTtSWf8hUUedcVfZ7zRy4eB/Z6fq2jLDJNvNkp@vger.kernel.org X-Gm-Message-State: AOJu0YxtaiQlSYLLRE2usFluscdbf7tU6ws62DH4ndQL7Xx55nf2Ji2t t0O3Y/DQ2eW9U1S8qBNLPhvzcyA3WqGFEQaiNjg/3qUvfx68moJc X-Gm-Gg: ASbGnct5yaH9AFYXhjAxVl/BT/VxPWbWCL2sm6eBhSkOuBnyPeXJzDii7pJuwjfWNJA EFhn9XloqedtyPWKFy7AYXZIIJSqKNYUXNRpRxAwIoiKJuiwsQc7i60dlgtuSRF0eJ3a9dfr8id hnAgopBEeFUFrUi12s5P1bWKOr/V2CNduuYX2xi9XtrlljuH2vWbIkZ1PwBdwneL1UNNAP18KG2 eR0ULRbRY2FAqe/lJuF1XoMdGsswRYai01hyu3/JN2vdOy8WROga9yAZOdt4i/jMEOAZn8vj9Pc nC5NGuRjJ57PbxZ5bOrI8ILMWRzDgu8pilVnvcq8f+n5cxXzH8zzMEutBg== X-Google-Smtp-Source: AGHT+IHbUVM9uZLUQY1MpYbYlpt+APtpb3ZkPfUBiPhkDsiHbQugIoIvF5XTmPwsJT7itPCp5BOgNg== X-Received: by 2002:a05:6512:3d21:b0:542:28b4:23ad with SMTP id 2adb3069b0e04-54ad6489f85mr5949777e87.16.1742918337786; Tue, 25 Mar 2025 08:58:57 -0700 (PDT) Received: from pilotmaintrash.lan ([178.34.180.83]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54ad646cedfsm1544573e87.2.2025.03.25.08.58.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 25 Mar 2025 08:58:57 -0700 (PDT) From: Alexander Baransky To: neil.armstrong@linaro.org, quic_jesszhan@quicinc.com, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, airlied@gmail.com, simona@ffwll.ch, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: Alexander Baransky , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/2] dt-bindings: display: panel: Add Visionox G2647FB105 Date: Tue, 25 Mar 2025 18:57:48 +0300 Message-ID: <20250325155756.703907-2-sanyapilot496@gmail.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250325155756.703907-1-sanyapilot496@gmail.com> References: <20250325155756.703907-1-sanyapilot496@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" The Visionox G2647FB105 is a 6.47 inch 1080x2340 MIPI-DSI CMD mode AMOLED panel used in: - Xiaomi Mi Note 10 / CC9 Pro (sm7150-xiaomi-tucana) - Xiaomi Mi Note 10 Lite (sm7150-xiaomi-toco) Add a dt-binding for it. Signed-off-by: Alexander Baransky --- .../display/panel/visionox,g2647fb105.yaml | 79 +++++++++++++++++++ 1 file changed, 79 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/panel/visiono= x,g2647fb105.yaml diff --git a/Documentation/devicetree/bindings/display/panel/visionox,g2647= fb105.yaml b/Documentation/devicetree/bindings/display/panel/visionox,g2647= fb105.yaml new file mode 100644 index 000000000000..49dcd9b8f670 --- /dev/null +++ b/Documentation/devicetree/bindings/display/panel/visionox,g2647fb105.y= aml @@ -0,0 +1,79 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/panel/visionox,g2647fb105.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Visionox G2647FB105 6.47" 1080x2340 MIPI-DSI Panel + +maintainers: + - Alexander Baransky + +description: + The Visionox G2647FB105 is a 6.47 inch 1080x2340 MIPI-DSI CMD mode OLED = panel. + +allOf: + - $ref: panel-common.yaml# + +properties: + compatible: + const: visionox,g2647fb105 + + reg: + maxItems: 1 + + vdd3p3-supply: + description: 3.3V source voltage rail + + vddio-supply: + description: I/O source voltage rail + + vsn-supply: + description: Negative source voltage rail + + vsp-supply: + description: Positive source voltage rail + + reset-gpios: true + port: true + +required: + - compatible + - reg + - vdd3p3-supply + - vddio-supply + - vsn-supply + - vsp-supply + - reset-gpios + - port + +additionalProperties: false + +examples: + - | + #include + + dsi { + #address-cells =3D <1>; + #size-cells =3D <0>; + + panel@0 { + compatible =3D "visionox,g2647fb105"; + reg =3D <0>; + + vdd3p3-supply =3D <&vreg_l7c_3p0>; + vddio-supply =3D <&vreg_l13a_1p8>; + vsn-supply =3D <&vreg_ibb>; + vsp-supply =3D <&vreg_lab>; + + reset-gpios =3D <&pm6150l_gpios 9 GPIO_ACTIVE_LOW>; + + port { + panel_in: endpoint { + remote-endpoint =3D <&mdss_dsi0_out>; + }; + }; + }; + }; + +... --=20 2.49.0 From nobody Thu Dec 18 12:13:00 2025 Received: from mail-lj1-f196.google.com (mail-lj1-f196.google.com [209.85.208.196]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AA9BA256C89; Tue, 25 Mar 2025 15:59:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.196 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742918343; cv=none; b=TA5i4xmeWaDvFfOxOCUCsYsGHdLUIOZ7vneQP6mHJYposYtPn98bSkLuqSGf9q6Oq/MbGEVb//+pNpcYA6PD1/7bkLTZkFbiwuShmYr8KaU5G7CTW4j3m0ZI6jRA0saqjKwKECummZDBHx6HEjvX5PfaQAGR+HUd8vCePe/gThA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742918343; c=relaxed/simple; bh=l7LKMamUmcVHsHl8rXpGwU/k1dr/i31tPe2ecCpu6xw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dsXEADO5jq3wdY7DPYGJwLKfLJJT02XMhHG2M4a5+SHiWp9xAhKZoGYSoV65f2ZWpebsSOthLPEJzkbXKYAg35jkOtNc2dMcqqk4ODP8Z0TJVy6Vq7HgWOOaoOtwI/4X0DY/OYgVXyVU/SuLccATIt6cDr6ROT5m4gMGuORn690= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=einCmoIz; arc=none smtp.client-ip=209.85.208.196 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="einCmoIz" Received: by mail-lj1-f196.google.com with SMTP id 38308e7fff4ca-30beedb99c9so55515611fa.3; Tue, 25 Mar 2025 08:59:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1742918340; x=1743523140; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=wgY2IQXgZBDgO1RkevH0srrRVMm7I6eBTl+a0P2XanY=; b=einCmoIzO20DtrW6xeuU6+sm/tBM37wmtPlXNB2w/myD1k1s8rCNXLilamg4NWgXnj JCbnRzqIT6jUn3iFox18EChu7IBPgiMarlr6Jz/tPCLYMF6jPGjyhlcBvcE0qcBY97+l zjgBDPaAFLu79dcapi0RXFm/1RZ2v9OQbCmzWLaq+MoxgDfAPnJE/dQK/uopGIJqvSH9 pVFZlNf73DJZHfT+pjMtRN9g397NQkiAZ4pFvrDB601ofuClIwPDXv+DRqKEssur7E/d CEgBPCDdv8O6ScS4INx8p9aNUlj9IltROfvDaxLfyrYPMb3NPwJ1eYfVr7jXgHnXYrNS m6Gg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742918340; x=1743523140; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wgY2IQXgZBDgO1RkevH0srrRVMm7I6eBTl+a0P2XanY=; b=su3VwG5t9eKKi9LO+EVOUVyCIxfKlnQ7DwvOc6EAQkOi87YUYE5jAq9ztOknBAtJ5d KYTXsz9CuOzJhifRxjtDOiPbNT5cYZPncg8BajE9DdbayaEXvdkK3Kx8d+MPsvLkzFYI n4SwVH5ulSfqcKwN9JDiQnp2B5MPCDfYUjRIUhN6kOiZQ33KT+JBSmk3weh0LMExcCGF kINXht2Hdek/7IBQc3OIQCZDOsUI9nNixpPbNSHEIphKa6FpT997M4AlkzF1BDKU4iYH yIEUZzlHU7VI0+01Bfa4mk6l+sojQb0VTgYXz/4fouhM9lzPAff1b5Gqu4OKYnI4Wqdb E7Ug== X-Forwarded-Encrypted: i=1; AJvYcCU7mldQPLYuEpL3WgfBTXCAbBsu8hdlRvJzJgxG8oYF3/b5rKNKP+rtjPfhQdGDWm9/LzL1ZIPzHSR9NtRY@vger.kernel.org, AJvYcCVrujT8TITdakn6yWE8Lmn3eO2q/Q6NLoZtpG9aXXJwlEuWdQUx1rtn1hsN4PjhtPeVEaAu6J2BfbG6@vger.kernel.org X-Gm-Message-State: AOJu0YyE3PpJ2fde4DGbwhQexxh1yeTEHCPP3RWiWmEjulUrhhe4QTdA HSrkBZQVXs51Gf9sAFbsPIC32v5F3k3tjBDW/bLoteZIZNE+MQjV4F/W73yv5hLQbmPi29E= X-Gm-Gg: ASbGncsxnlWRuSfuri/VrpX+ioheCmTH/SxmUUcimTpcCuIhDfHFkcavFlWeetIgjoj MVfeZ3f658iSUQ17g1he7QsOVV3Bi8iamMYlxX+82jhTPgDGXJu9MhObRtoSJVS8vMqYMTiz6Bv qerhm4Nue9i7obq4KcLWNmRw2//rOhNdHyt9c/aDIVlzK4/yIGiOzag765JV6cuVyxZfPSAOS4X rXszho0RZFy/lFvJY/ffET61iemB2nEtiH/nP3FV8fFpy0LIG+KV5j20LCdowx8gtlm6e81oqWV pv+g698WIilFu7E1FfMdszlzJPWt2FHdpvbzY+VR0JisQmYElvDSoT8dGA== X-Google-Smtp-Source: AGHT+IFTU+LrfX26FtV6wwS07QVqW8fJrSCH9C7qWM5mmCk6TVKvRYxSvjG/rGBXb012AlX001tU1w== X-Received: by 2002:a05:6512:1148:b0:549:9078:dd45 with SMTP id 2adb3069b0e04-54ad648f673mr5855241e87.28.1742918339456; Tue, 25 Mar 2025 08:58:59 -0700 (PDT) Received: from pilotmaintrash.lan ([178.34.180.83]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54ad646cedfsm1544573e87.2.2025.03.25.08.58.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 25 Mar 2025 08:58:58 -0700 (PDT) From: Alexander Baransky To: neil.armstrong@linaro.org, quic_jesszhan@quicinc.com, maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, airlied@gmail.com, simona@ffwll.ch, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org Cc: Alexander Baransky , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 2/2] drm/panel: Add Visionox G2647FB105 panel driver Date: Tue, 25 Mar 2025 18:57:49 +0300 Message-ID: <20250325155756.703907-3-sanyapilot496@gmail.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250325155756.703907-1-sanyapilot496@gmail.com> References: <20250325155756.703907-1-sanyapilot496@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add the driver for Visionox G2647FB105 6.47" FHD Plus CMD mode AMOLED panel support found in: - Xiaomi Mi Note 10 / CC9 Pro (sm7150-xiaomi-tucana) - Xiaomi Mi Note 10 Lite (sm7150-xiaomi-toco) Signed-off-by: Alexander Baransky --- drivers/gpu/drm/panel/Kconfig | 9 + drivers/gpu/drm/panel/Makefile | 1 + .../gpu/drm/panel/panel-visionox-g2647fb105.c | 277 ++++++++++++++++++ 3 files changed, 287 insertions(+) create mode 100644 drivers/gpu/drm/panel/panel-visionox-g2647fb105.c diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig index d7469c565d1d..c4de2749260d 100644 --- a/drivers/gpu/drm/panel/Kconfig +++ b/drivers/gpu/drm/panel/Kconfig @@ -977,6 +977,15 @@ config DRM_PANEL_TRULY_NT35597_WQXGA Say Y here if you want to enable support for Truly NT35597 WQXGA Dual D= SI Video Mode panel =20 +config DRM_PANEL_VISIONOX_G2647FB105 + tristate "Visionox G2647FB105" + depends on OF + depends on DRM_MIPI_DSI + depends on BACKLIGHT_CLASS_DEVICE + help + Say Y here if you want to enable support for the Visionox + G2647FB105 (2340x1080@60Hz) AMOLED DSI cmd mode panel. + config DRM_PANEL_VISIONOX_R66451 tristate "Visionox R66451" depends on OF diff --git a/drivers/gpu/drm/panel/Makefile b/drivers/gpu/drm/panel/Makefile index 7dcf72646cac..31dc893e0b16 100644 --- a/drivers/gpu/drm/panel/Makefile +++ b/drivers/gpu/drm/panel/Makefile @@ -99,6 +99,7 @@ obj-$(CONFIG_DRM_PANEL_TPO_TD028TTEC1) +=3D panel-tpo-td0= 28ttec1.o obj-$(CONFIG_DRM_PANEL_TPO_TD043MTEA1) +=3D panel-tpo-td043mtea1.o obj-$(CONFIG_DRM_PANEL_TPO_TPG110) +=3D panel-tpo-tpg110.o obj-$(CONFIG_DRM_PANEL_TRULY_NT35597_WQXGA) +=3D panel-truly-nt35597.o +obj-$(CONFIG_DRM_PANEL_VISIONOX_G2647FB105) +=3D panel-visionox-g2647fb105= .o obj-$(CONFIG_DRM_PANEL_VISIONOX_RM69299) +=3D panel-visionox-rm69299.o obj-$(CONFIG_DRM_PANEL_VISIONOX_VTDR6130) +=3D panel-visionox-vtdr6130.o obj-$(CONFIG_DRM_PANEL_VISIONOX_R66451) +=3D panel-visionox-r66451.o diff --git a/drivers/gpu/drm/panel/panel-visionox-g2647fb105.c b/drivers/gp= u/drm/panel/panel-visionox-g2647fb105.c new file mode 100644 index 000000000000..cf80310de13c --- /dev/null +++ b/drivers/gpu/drm/panel/panel-visionox-g2647fb105.c @@ -0,0 +1,277 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Generated with linux-mdss-dsi-panel-driver-generator from vendor device= tree: + * Copyright (c) 2013, The Linux Foundation. All rights reserved. + * Copyright (c) 2025, Alexander Baransky + */ + +#include +#include +#include +#include +#include +#include + +#include +#include +#include + +struct visionox_g2647fb105 { + struct drm_panel panel; + struct mipi_dsi_device *dsi; + struct gpio_desc *reset_gpio; + struct regulator_bulk_data supplies[4]; +}; + +static inline +struct visionox_g2647fb105 *to_visionox_g2647fb105(struct drm_panel *panel) +{ + return container_of(panel, struct visionox_g2647fb105, panel); +} + +static void visionox_g2647fb105_reset(struct visionox_g2647fb105 *ctx) +{ + gpiod_set_value_cansleep(ctx->reset_gpio, 1); + usleep_range(1000, 2000); + gpiod_set_value_cansleep(ctx->reset_gpio, 0); + usleep_range(10000, 11000); +} + +static int visionox_g2647fb105_on(struct visionox_g2647fb105 *ctx) +{ + struct mipi_dsi_device *dsi =3D ctx->dsi; + struct mipi_dsi_multi_context dsi_ctx =3D { .dsi =3D dsi }; + + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x70, 0x04); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0x40); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x4d, 0x32); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0x40); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbe, 0x17); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xbf, 0xbb); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc0, 0xdd); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc1, 0xff); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0xd0); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x03, 0x24); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0x04, 0x03); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0x00); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xc2, 0x08); + mipi_dsi_dcs_write_seq_multi(&dsi_ctx, 0xfe, 0x00); + + mipi_dsi_dcs_set_tear_on_multi(&dsi_ctx, MIPI_DSI_DCS_TEAR_MODE_VBLANK); + mipi_dsi_dcs_set_display_brightness_multi(&dsi_ctx, 0x0000); + mipi_dsi_dcs_exit_sleep_mode_multi(&dsi_ctx); + mipi_dsi_msleep(&dsi_ctx, 100); + + mipi_dsi_dcs_set_display_on_multi(&dsi_ctx); + + return dsi_ctx.accum_err; +} + +static int visionox_g2647fb105_off(struct visionox_g2647fb105 *ctx) +{ + struct mipi_dsi_device *dsi =3D ctx->dsi; + struct mipi_dsi_multi_context dsi_ctx =3D { .dsi =3D dsi }; + + mipi_dsi_dcs_set_display_off_multi(&dsi_ctx); + mipi_dsi_msleep(&dsi_ctx, 50); + + mipi_dsi_dcs_enter_sleep_mode_multi(&dsi_ctx); + mipi_dsi_msleep(&dsi_ctx, 20); + + return dsi_ctx.accum_err; +} + +static int visionox_g2647fb105_prepare(struct drm_panel *panel) +{ + struct visionox_g2647fb105 *ctx =3D to_visionox_g2647fb105(panel); + struct device *dev =3D &ctx->dsi->dev; + int ret; + + ret =3D regulator_bulk_enable(ARRAY_SIZE(ctx->supplies), ctx->supplies); + if (ret < 0) { + dev_err(dev, "Failed to enable regulators: %d\n", ret); + return ret; + } + + visionox_g2647fb105_reset(ctx); + + ret =3D visionox_g2647fb105_on(ctx); + if (ret < 0) { + dev_err(dev, "Failed to initialize panel: %d\n", ret); + gpiod_set_value_cansleep(ctx->reset_gpio, 1); + regulator_bulk_disable(ARRAY_SIZE(ctx->supplies), ctx->supplies); + return ret; + } + + return 0; +} + +static int visionox_g2647fb105_unprepare(struct drm_panel *panel) +{ + struct visionox_g2647fb105 *ctx =3D to_visionox_g2647fb105(panel); + struct device *dev =3D &ctx->dsi->dev; + int ret; + + ret =3D visionox_g2647fb105_off(ctx); + if (ret < 0) + dev_err(dev, "Failed to un-initialize panel: %d\n", ret); + + gpiod_set_value_cansleep(ctx->reset_gpio, 1); + regulator_bulk_disable(ARRAY_SIZE(ctx->supplies), ctx->supplies); + + return 0; +} + +static const struct drm_display_mode visionox_g2647fb105_mode =3D { + .clock =3D (1080 + 28 + 4 + 36) * (2340 + 8 + 4 + 4) * 60 / 1000, + .hdisplay =3D 1080, + .hsync_start =3D 1080 + 28, + .hsync_end =3D 1080 + 28 + 4, + .htotal =3D 1080 + 28 + 4 + 36, + .vdisplay =3D 2340, + .vsync_start =3D 2340 + 8, + .vsync_end =3D 2340 + 8 + 4, + .vtotal =3D 2340 + 8 + 4 + 4, + .width_mm =3D 69, + .height_mm =3D 149, +}; + +static int visionox_g2647fb105_get_modes(struct drm_panel *panel, + struct drm_connector *connector) +{ + struct drm_display_mode *mode; + + mode =3D drm_mode_duplicate(connector->dev, &visionox_g2647fb105_mode); + if (!mode) + return -ENOMEM; + + drm_mode_set_name(mode); + + mode->type =3D DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED; + connector->display_info.width_mm =3D mode->width_mm; + connector->display_info.height_mm =3D mode->height_mm; + drm_mode_probed_add(connector, mode); + + return 1; +} + +static const struct drm_panel_funcs visionox_g2647fb105_panel_funcs =3D { + .prepare =3D visionox_g2647fb105_prepare, + .unprepare =3D visionox_g2647fb105_unprepare, + .get_modes =3D visionox_g2647fb105_get_modes, +}; + +static int visionox_g2647fb105_bl_update_status(struct backlight_device *b= l) +{ + struct mipi_dsi_device *dsi =3D bl_get_data(bl); + u16 brightness =3D backlight_get_brightness(bl); + int ret; + + dsi->mode_flags &=3D ~MIPI_DSI_MODE_LPM; + + ret =3D mipi_dsi_dcs_set_display_brightness_large(dsi, brightness); + if (ret < 0) + return ret; + + dsi->mode_flags |=3D MIPI_DSI_MODE_LPM; + + return 0; +} + +static const struct backlight_ops visionox_g2647fb105_bl_ops =3D { + .update_status =3D visionox_g2647fb105_bl_update_status, +}; + +static struct backlight_device * +visionox_g2647fb105_create_backlight(struct mipi_dsi_device *dsi) +{ + struct device *dev =3D &dsi->dev; + const struct backlight_properties props =3D { + .type =3D BACKLIGHT_RAW, + .brightness =3D 1023, + .max_brightness =3D 2047, + }; + + return devm_backlight_device_register(dev, dev_name(dev), dev, dsi, + &visionox_g2647fb105_bl_ops, &props); +} + +static int visionox_g2647fb105_probe(struct mipi_dsi_device *dsi) +{ + struct device *dev =3D &dsi->dev; + struct visionox_g2647fb105 *ctx; + int ret; + + ctx =3D devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL); + if (!ctx) + return -ENOMEM; + + ctx->supplies[0].supply =3D "vdd3p3"; + ctx->supplies[1].supply =3D "vddio"; + ctx->supplies[2].supply =3D "vsn"; + ctx->supplies[3].supply =3D "vsp"; + ret =3D devm_regulator_bulk_get(dev, ARRAY_SIZE(ctx->supplies), + ctx->supplies); + if (ret < 0) + return dev_err_probe(dev, ret, "Failed to get regulators\n"); + + ctx->reset_gpio =3D devm_gpiod_get(dev, "reset", GPIOD_OUT_HIGH); + if (IS_ERR(ctx->reset_gpio)) + return dev_err_probe(dev, PTR_ERR(ctx->reset_gpio), + "Failed to get reset-gpios\n"); + + ctx->dsi =3D dsi; + mipi_dsi_set_drvdata(dsi, ctx); + + dsi->lanes =3D 4; + dsi->format =3D MIPI_DSI_FMT_RGB888; + dsi->mode_flags =3D MIPI_DSI_MODE_VIDEO_BURST | + MIPI_DSI_CLOCK_NON_CONTINUOUS | MIPI_DSI_MODE_LPM; + + ctx->panel.prepare_prev_first =3D true; + + drm_panel_init(&ctx->panel, dev, &visionox_g2647fb105_panel_funcs, + DRM_MODE_CONNECTOR_DSI); + ctx->panel.prepare_prev_first =3D true; + + ctx->panel.backlight =3D visionox_g2647fb105_create_backlight(dsi); + if (IS_ERR(ctx->panel.backlight)) + return dev_err_probe(dev, PTR_ERR(ctx->panel.backlight), + "Failed to create backlight\n"); + + drm_panel_add(&ctx->panel); + + ret =3D devm_mipi_dsi_attach(dev, dsi); + if (ret < 0) { + drm_panel_remove(&ctx->panel); + return dev_err_probe(dev, ret, "Failed to attach to DSI host\n"); + } + + return 0; +} + +static void visionox_g2647fb105_remove(struct mipi_dsi_device *dsi) +{ + struct visionox_g2647fb105 *ctx =3D mipi_dsi_get_drvdata(dsi); + drm_panel_remove(&ctx->panel); +} + +static const struct of_device_id visionox_g2647fb105_of_match[] =3D { + { .compatible =3D "visionox,g2647fb105" }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, visionox_g2647fb105_of_match); + +static struct mipi_dsi_driver visionox_g2647fb105_driver =3D { + .probe =3D visionox_g2647fb105_probe, + .remove =3D visionox_g2647fb105_remove, + .driver =3D { + .name =3D "panel-visionox-g2647fb105", + .of_match_table =3D visionox_g2647fb105_of_match, + }, +}; +module_mipi_dsi_driver(visionox_g2647fb105_driver); + +MODULE_AUTHOR("Alexander Baransky "); +MODULE_DESCRIPTION("DRM driver for Visionox G2647FB105 AMOLED DSI panel"); +MODULE_LICENSE("GPL"); --=20 2.49.0