From nobody Mon Feb 9 01:34:44 2026 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 82CE81B412A for ; Tue, 25 Mar 2025 19:21:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742930506; cv=none; b=p+lPDhOLL3snobAIWskD2Goq3eehrhV+QYIBa2X6YtQHYCLH5njgaBFphBUbcY8uw/6bk9qLSgQ7CPA9QI0hC/BmzkF1/8G6U3txo8fcrgjcaM/+zo+H0LFxB4yRLTfkIF6APeqp+sLIpp+LPHXm2l3T8ymuv2hyKWvGtgmhKOk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742930506; c=relaxed/simple; bh=tTDdAbM6FEoC6Rnmp/8WdmqaJi5csQEBgAAwOs8qGxY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=rIYQRnAssBzF+qCWgY3FjGf/AXWTeVJQFFPRUQTwyb87ikOur12LZDtPI4HhfVr1L4bC5lXNVRBvYAvsD9qlcIIAOBhbe9ww7LH4eGeFAd7Loj1q+HuVNw7vDGkGjdgM5u6BVvA9dMW9w1Y2naJOl/Onwh7YfLNipfXvKT5d4dw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=ofg2URSg; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ofg2URSg" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-3914bc3e01aso3500660f8f.2 for ; Tue, 25 Mar 2025 12:21:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1742930503; x=1743535303; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=0xAjj1ZGQzbODWEBIkfTAWZWQleeUyTNk6b3kRAxKYM=; b=ofg2URSgjEEXN29tAytCupZuL9oSQ6Fo2sTWNzZzXxVb1rVWZYUMCQW8qTIRPC7u50 5D4/gxc6RTw4G1xgu/inrK3t6E5jZJVgNpn6cEZFfg6NvGFbjtfUsSjsfqT6+Na5zBpi 05HK/0G9HudlvL31UHYfIyF0p+Joxfgsn+3EwctN0uNcltXrVGtuFvPg31Rqzuv2JrTK jqlMLX4YH/49piUSka587fhZ+uF/CM7sSZrVuV0tYd1T9mcvaAzfvrJvInMfR5S6Qv90 VXhnixcL1u5V9MSJ52FXVks8JGPJWjnXX/WNLM6Rf0kSKtqwy7/r/nerBvXBqaZGCeju AMjQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742930503; x=1743535303; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0xAjj1ZGQzbODWEBIkfTAWZWQleeUyTNk6b3kRAxKYM=; b=Mfx/cc3eW0nEFcqqpSMnML8lA75be2t3qR0Uco0WQj/ZWk6EKkws8Rf3Hwa0zWWEK4 v17f0tibDMpetmcHMssyIxgjWxiscI+8hMRbNRs8uOlgIC0G8Gh/rVVOsWmgXPU19WH1 zfT37Eiu8attNPfscE/9zDXQB/R8s+iPqT88MqBp201gDjs43IvjEYbAhnftlf1diQ0/ EtXs+tQ4L4/0YvzUdCJdh7s6ylmw35cF/Vi3FCExN8gbFnIEg4nCYYx21nn7D9wb8wR/ iDsNCS8G5IXBbgNqTKRrMlGejBin3jsn5MDMB6LHcKVNgUK8cTA6/AzNHlhptv0zKym/ 1fQQ== X-Forwarded-Encrypted: i=1; AJvYcCXrwX1lrJub1vBsVvy0ajGWktilwRXmOQdhDr+b/kPxBQ3dzUoh/7EJ882D+GV2QRYXI/DK6PmUZnoOUZ0=@vger.kernel.org X-Gm-Message-State: AOJu0YzB80CgEjjSHv5FfAd1vEyHZiybuCNUpuNSaM10Bq3HmrdAhj9j 4+9bODlUZZexityN3J5fCIllznXCtnmqfXqjxBsvDmzKk8g/UQsT0bXnEu1LrcE= X-Gm-Gg: ASbGncuXTH87a26gLtCoS+cQV6TWbsOBXVY7FwfavC3BO0g4wxmBPcU+KNxo5Moznm8 Upue6OD+UEeHjcqs9pyubZbNfs34W9Zi2UqlARARPKU14zwi5eemS5ceGKAupOHCAPzar6zH8t1 BQ9vSqyL9waOlqagM6a+MIcfxKY2dAggbMWD8ferUG5IIwLd7VVm+xkcFscINOX1ptKqBSn1/Kj Gud93BKmSAoAPSggXs3YKWR5hF0S47T8TQCOfIfwhevT+00Agi4t2ORiNvp+lglbWBQVhfWxO+x j0435kHPj8EOrakt/MZhxpYV7l4BBNRx/7o1rYxJHQm1pxXijXlhmtwJ X-Google-Smtp-Source: AGHT+IGmYbu2karVwSKvKAwF5XS/np1cbnnSftiOniiKevwsN7ksXMbWmbShuyMDFyF/HI91Qcd+Vw== X-Received: by 2002:a5d:6d81:0:b0:397:8ef9:a143 with SMTP id ffacd0b85a97d-3997f90c860mr13768026f8f.23.1742930502791; Tue, 25 Mar 2025 12:21:42 -0700 (PDT) Received: from localhost ([2a00:23c8:b70a:ae01:9cf7:b69:fc50:980f]) by smtp.gmail.com with UTF8SMTPSA id ffacd0b85a97d-3997f9e66c7sm14633284f8f.79.2025.03.25.12.21.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 25 Mar 2025 12:21:42 -0700 (PDT) From: Christopher Obbard Date: Tue, 25 Mar 2025 19:21:26 +0000 Subject: [PATCH v2 1/4] dt-bindings: display: panel: samsung,atna40yk20: document ATNA40YK20 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-1-e9bc7c9d30cc@linaro.org> References: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-0-e9bc7c9d30cc@linaro.org> In-Reply-To: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-0-e9bc7c9d30cc@linaro.org> To: Douglas Anderson , Neil Armstrong , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Dmitry Baryshkov Cc: dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Johan Hovold , Rui Miguel Silva , Abel Vesa , devicetree@vger.kernel.org, Christopher Obbard X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1167; i=christopher.obbard@linaro.org; h=from:subject:message-id; bh=tTDdAbM6FEoC6Rnmp/8WdmqaJi5csQEBgAAwOs8qGxY=; b=owEBbQKS/ZANAwAKAWNNxPBocEb4AcsmYgBn4wJF7FGQSHT0VbmZT2yMBNAiYq7fD7bvHw/lr 4Kq+iRYd/aJAjMEAAEKAB0WIQTxi9yLbCX5CqI9UXRjTcTwaHBG+AUCZ+MCRQAKCRBjTcTwaHBG +CBAD/9APoHHKoz5Ux3QZFEQYB/24B/r4/Cw8EeywzGzDKkBf0HuS2/jarVACiKA2KzyIRnnA0o OrHx39pDhVkO+0wBl0FtK0cWjwlNsEGsrcy5OiL3rZYsz/xnmzeWCu1UJGgbgQ0KJvK5eSqaC1y /U++rbQMn3dbQlj16/sWmFiCqrMo5C8qWb1uietBgKlm5hVIUqnTfdYLvxlBi329pynqa8K/AHO 1Dci97G+SK6X/tXR4fru7iagN0AhcPUH3HI+og/zVqV7/GywsupiSAzy+8Usvv8qXxkE4qhTD31 ini7tAYORal9ksQn0fhM3wTHa5nZH04AuznDcMTXLMUq5r5cR1UjJOPmj3aQG0AiRgmymtD1n07 mdKNAXwq/o+vfXNRUvcX36tgjIhWZ2NHhkwnWURqM1hM4fKT9IdoP3FNbVFcqM4S6KSX8GrUFFu t1ttLx4Y7s0ko1iXSyEjYa6qv4d4Olb1+RvfdjJ6r2IzBpEtv1JdBxBiZ+HVtJW18S2F9SUZGjO fD2c2yfHSaytSFx1SygoVDQgwKJBoFwcWF5B9igCXjLqKX1B48tHjs8EmyvdlfCGx3VF2EtpG8x 5xYnINf8wSFQHl4KP/DUdhBM8vHvqX2/2o1gOdavJc4IIzFU7+iFzj7CQg0+CzNifKMfHsfB1lT pZiCe73XMa7poUQ== X-Developer-Key: i=christopher.obbard@linaro.org; a=openpgp; fpr=F18BDC8B6C25F90AA23D5174634DC4F0687046F8 The Samsung ATNA40YK20 panel is a 14" AMOLED eDP panel. It is similar to the ATNA33XC20 except that it is larger and has a different resolution. Signed-off-by: Christopher Obbard Acked-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/display/panel/samsung,atna33xc20.yaml | = 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/display/panel/samsung,atna33= xc20.yaml b/Documentation/devicetree/bindings/display/panel/samsung,atna33x= c20.yaml index 684c2896d2387077cf2d91cc5a025e0838c0f536..31f0c0f038e494234d896691f3c= f0b9b7cd8842d 100644 --- a/Documentation/devicetree/bindings/display/panel/samsung,atna33xc20.ya= ml +++ b/Documentation/devicetree/bindings/display/panel/samsung,atna33xc20.ya= ml @@ -19,6 +19,8 @@ properties: - const: samsung,atna33xc20 - items: - enum: + # Samsung 14" WQXGA+ (2880=C3=971800 pixels) eDP AMOLED panel + - samsung,atna40yk20 # Samsung 14.5" WQXGA+ (2880x1800 pixels) eDP AMOLED panel - samsung,atna45af01 # Samsung 14.5" 3K (2944x1840 pixels) eDP AMOLED panel --=20 2.49.0 From nobody Mon Feb 9 01:34:44 2026 Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 71CEF1E5B96 for ; Tue, 25 Mar 2025 19:21:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742930507; cv=none; b=DMJB2pUmyPeNhyvHTjFpMuzphH+9rpTwzyo2gdZ8AXnrzDkP1CtMO4/FzQmMNHfKR8/q2whSqqTEHXv7pDQfuUYlKnfUB7+R4IEMl5vEE7CxIQUFb5QW8e6WhJuP+aUzuS+MY6ByLje8A011b/M1gs+3oYmqgEGKHbSJQXVjdJg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742930507; c=relaxed/simple; bh=Nthaz0NG4GUzoxW0ejlW+T4NO4kSTaE/go27pedcyso=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oQE9RyWP9NhPXKZc5i2yJggvJdfdGq7HuroWCPZv4dejLiwbbxQldgmRM6MUOUzSKpq5qPjPH2PDRp0EOzWVxt2S/AnHwq0eUmNVasWJr0z0KIXs16qkbbJpCpZPVeBHsL2EY6dGhWpSZdHK6cwIhXbCeGvQMLqfVkbcgYOoR+w= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=nTbWBWyE; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="nTbWBWyE" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-43cfecdd8b2so48082135e9.2 for ; Tue, 25 Mar 2025 12:21:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1742930503; x=1743535303; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=NX3X2Lw9o8HyqDve0bpkran+lwUmFVl0q3xx6EdvBX4=; b=nTbWBWyEXtujxkhHLdEeTPAk6HO/p/K4qZKoLHn7vaO1Npw9wE26hO4gw+So701Ib4 ZTjIzQQY/iQwundgfdjD8WYZNQithihJjt8KFCUsMOw7dhw+5ortYsavPUGEp2hz/eia TlAi4A1eMBHR/7KUvct3up6h0pO9qsOlRphgBLI5/pkWDXdlSEcfJUYzYM6XMgU4O6eH 0kMALtSOTV30krpRM+Ou8SIrsyRhB+ZgzkMWdyiK/wFkJNfhJwRsCU8yec1CMrniu0Nb I9HWT893j9cCdvLbskbKDhAwmgB5H7c3ONI1e6/5v5+LBeXFLG3/+7vylsE6saWWJxUg w9zA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742930503; x=1743535303; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NX3X2Lw9o8HyqDve0bpkran+lwUmFVl0q3xx6EdvBX4=; b=qeIiQzH2SkEeIoqzMCANVD8HZrr0mCJcH8aOwYFIxcE3K8rWaCcjkkgR3kSAq/IC+u OpI3pS7+VBS9Sx4Azf9HJnUIHPhYcaYtp3gRdZZhwjFGeuCZnRLReeBK38iLo2b/5J7f DokvqoRXchTMMS1685K1YuMW63Jf+Z1bQKpT33A0Bl15G/FZhphfk5/jmtHW9JJgfwWb TzMlRCyB3KeLEuBygXy7S2SYrB5MVEvIniAx0x2aa3mfv5ShwkFhBhLHrwTIu8Qr/ALq xqb3SnU0oWNrfyQOcLSApVsgjBOVX7QqMyYuyrj+GkG70+0qweTu2LJD1Guf/Q+F378p kLQw== X-Forwarded-Encrypted: i=1; AJvYcCXh7VlVdjnCch5PVLdfaTGEQzwwWD9+FPSsU0TP/b1DG6JguQ0DRhKOSC+1ZTTy967bumZ1qPDJxZoiQPQ=@vger.kernel.org X-Gm-Message-State: AOJu0YzhBnWZwRK8LXkR1ZBI+EU03XbDquoAyey9krFAtAfu4nf8+0q7 wHddaFxcGB0rdeYntvri6q+V1hR+mselCJGqO2LDSzE0BgvF12DgYRb6YXEamrY= X-Gm-Gg: ASbGncth/cwpwYvMRUdcdPXfqQEWa5RiytLN9N14BWpDC7hSbkpuWQlz9fMcuafdsMr Kzj92F7bUSCbKLtLP5K2yLolPibPO1G1A9lo1EH/HNRk4MjSZR+Vuyhx+ZhfoYHalq0sZHlXYIR m5wVKm7LtfVWkX+RKvZePxCz1BfLHCorHMRdwK31ps9/4Px7zXAiHyvE+EaNnA7MFzzZnnbOFar TPU85Fio9WDNp4y1ewvWwWR4F5h7r4lBKnfW/lHHwSUv+HIF5uRuQ8kE6zeYp3Ev6CGOATCik6a 9BOWeXxS8QNfaW9yt5dN+LkFRv9xR4FdyDw0KS3oOmGsQ7uyT1hhlHPvRmGbL4Dfc2g= X-Google-Smtp-Source: AGHT+IHJrql0z1/Oqero5ZGyDYqpm792+Y1VSees9b0ZQC0BjriRq7qtGyhraVJ5zsff8nRKEETpPg== X-Received: by 2002:a05:600c:12ca:b0:43d:7588:6688 with SMTP id 5b1f17b1804b1-43d75886820mr10210845e9.12.1742930503539; Tue, 25 Mar 2025 12:21:43 -0700 (PDT) Received: from localhost ([2a00:23c8:b70a:ae01:9cf7:b69:fc50:980f]) by smtp.gmail.com with UTF8SMTPSA id 5b1f17b1804b1-43d43fdaca8sm213330615e9.28.2025.03.25.12.21.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 25 Mar 2025 12:21:43 -0700 (PDT) From: Christopher Obbard Date: Tue, 25 Mar 2025 19:21:27 +0000 Subject: [PATCH v2 2/4] arm64: dts: qcom: x1e78100-t14s: add hpd gpio to LCD panel Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-2-e9bc7c9d30cc@linaro.org> References: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-0-e9bc7c9d30cc@linaro.org> In-Reply-To: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-0-e9bc7c9d30cc@linaro.org> To: Douglas Anderson , Neil Armstrong , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Dmitry Baryshkov Cc: dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Johan Hovold , Rui Miguel Silva , Abel Vesa , devicetree@vger.kernel.org, Christopher Obbard X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1609; i=christopher.obbard@linaro.org; h=from:subject:message-id; bh=Nthaz0NG4GUzoxW0ejlW+T4NO4kSTaE/go27pedcyso=; b=owEBbQKS/ZANAwAKAWNNxPBocEb4AcsmYgBn4wJFj2X98t0uiYe+j1XPDXnRw/zysHE5UWqp9 uWjnbfunrGJAjMEAAEKAB0WIQTxi9yLbCX5CqI9UXRjTcTwaHBG+AUCZ+MCRQAKCRBjTcTwaHBG +JOrD/955KOQMYKGtxljAeIGHuWcjZ/P6LUTLpHgKDYqJKaM1/qzI+OfEzxDXv8lAUEz6+p/sQ7 2jd0yryGySf26uxgE3BSbey1ETdbGTpjGSuR4t5SQyyYwM3A4kXFTZWcdCIKLO8IqOr/RzAL4vV vPN/pBcgjf7sgC5+Kw5MMi0MpgNf/b8SG8aOgOsDOLqUP9jJr976gqMSNJ4VkFamqYO9PkOSxME AVznSLYk7G8WB50xbnZ28hagju3n2WfXzLrGCmHLs+XM6fj2C5VhczeYVCO0zbA/nSb9UQvzQfT V7nIm4fYZh2BAJ/+++624WOpJjDaGigsZ0EplgXHA59yO3gxk2LDVkfXZURyZFUn5mGv+4nMfBl WW7hS7rfxc36vo5rAbSSUBFamyQ6GTEXYMFDNnPUVXPPduvSNqeWSbC4WWKyGVziWONuyd93B2B owKQqdtIPDr1cRf9jd0WWClG/uzUTzGY76XLY2gNKN20EN/xRsMylfjsg+a1ISyrZNGVDsq7xDF 9lHJsZibfyaGzYZujO9zMT42/YP4fH4ByREnqqOdK9t01FQJEQjzA7QvnGEhLT+jOqzKifGd2jQ +kfCfPPgK8NsNVH+3+kNJUI+NqIsPEzVQ7KF+XTtBE40CRSWaGj5Ce8YXZhSWAnDd2Foz4aVTK3 WGWgvoArKHax4Jw== X-Developer-Key: i=christopher.obbard@linaro.org; a=openpgp; fpr=F18BDC8B6C25F90AA23D5174634DC4F0687046F8 The eDP panel has an HPD GPIO. Describe it in the devicetree. Unfortunately I cannot test this on the non-OLED model since I only have access to the model with OLED (which also uses the HPD GPIO). I believe this could be split into two patches; one adding the pinctrl node and one adding the hpd gpio to the T14s devicetree. But I will wait for your comments on this ;-). Signed-off-by: Christopher Obbard Reviewed-by: Bryan O'Donoghue --- arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi | 11 +++++++++= ++ 1 file changed, 11 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi b/= arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi index 962fb050c55c4fd33f480a21a8c47a484d0c82b8..46c73f5c039ed982b553636cf8c= 4237a20ba7687 100644 --- a/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi +++ b/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s.dtsi @@ -980,8 +980,12 @@ &mdss_dp3 { aux-bus { panel: panel { compatible =3D "edp-panel"; + hpd-gpios =3D <&tlmm 119 GPIO_ACTIVE_HIGH>; power-supply =3D <&vreg_edp_3p3>; =20 + pinctrl-0 =3D <&edp_hpd_n_default>; + pinctrl-names =3D "default"; + port { edp_panel_in: endpoint { remote-endpoint =3D <&mdss_dp3_out>; @@ -1286,6 +1290,13 @@ hall_int_n_default: hall-int-n-state { bias-disable; }; =20 + edp_hpd_n_default: edp-hpd-n-state { + pins =3D "gpio119"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; + pcie4_default: pcie4-default-state { clkreq-n-pins { pins =3D "gpio147"; --=20 2.49.0 From nobody Mon Feb 9 01:34:44 2026 Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com [209.85.221.53]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7CAA81EB1B3 for ; Tue, 25 Mar 2025 19:21:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.53 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742930509; cv=none; b=aVFP12art52IsSz5L+bGTyLM+9mGowelea1rj+c2XoNoc55LX/RuSkgcJFUbc36l03o3imIPMsMiWL/LxdNYS6tLwouqHh82zFwDo2SAP3Hbfuk2plhSBCgCn1n+DNvYO7P9+Ne6Z+GojtriLnr91Cx3404Bvp+aCJxNU+v1qwI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742930509; c=relaxed/simple; bh=q4tddGAYfNL0u17TA/snEFeNG4/qEjinNjCLGvABuWw=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=d8qYfuJq22gPF9mgjzgCMGA7HIE4z7dUdX/exRYr9AF0tL5Qg4C9nYhIOl8nqJ5RRwyoyMGcV93yNzhIx+TPYe4LNbwrp9NRsNvfZL14mue+HBhvTaakSNC2/acX6YzRsTHfWOp/5IbKNiM1mUho0tTkjbS+4Bex8O+/5+75PxU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=mJo06LQc; arc=none smtp.client-ip=209.85.221.53 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="mJo06LQc" Received: by mail-wr1-f53.google.com with SMTP id ffacd0b85a97d-3996af42857so114807f8f.0 for ; Tue, 25 Mar 2025 12:21:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1742930505; x=1743535305; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=HxvqkTdGvuGSjqhrzVUrIUOoBiHSaoV6cZ2RGP6GPns=; b=mJo06LQcXz/wtWHWdvR2Fpbv3Q/1E3QpZThqJ4l+0ZOhd1mYs4tRoiwkM4odZjbb+x UP2kh71tdPAeo97utbxME9h5o7YtsFr/IrIKycdu2DQ2m+z7CQSz+XDioeNEtWF9S/JP gWyStNoabCGajozVxophP399llFd+BItZu4RDwNfFNr/Gh5IjKycpk1O34CYpF1uDvjV TfQ+TJDc9VIg1LramxNmXxAXViZ0YslB76l3+rCatVUv6lqQHpM8mwMTbQj6hjR6M2aB vWzJScyO64NMqS3eNqacgzyChvYOAaDTqt31fMTOCQka45yC4wRF0lWpKWboPGV0Vziy KPrA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742930505; x=1743535305; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=HxvqkTdGvuGSjqhrzVUrIUOoBiHSaoV6cZ2RGP6GPns=; b=eATkH0VG3xEvmQq072g6bzgBkVVigsObMx2Ew/xetaTw/GmbNEq6jAcFVwURETw4X2 /29sBks5/S09wp8TFOScao0G3LEJifD3167uFOiqcIqH587ClV2X+fXYbcNVMhE0bZ9a H4gwlk0moHMpMTKTckA8h1iTRea9za//pkf/Pj7bjmsKkdxkENngUy40IdoASeQ7M8pC 4DeTb0WOZSxL5Y0eLbV2EzwlfalDE7fSTIp+v4JHBu0MMyWJ/PGGEbrq10GDFTZL/6sS qcS1OjGfduQYaYYnxOhNMbT/7TBLIQgoMpa3+HLJLgxBfcIfVjVLoQx6sFiuBpRTze/1 f+wg== X-Forwarded-Encrypted: i=1; AJvYcCUdrJeOrvZ9sWp7tBGrjbsFp0JCu0gqcAnrl01lEyOfrhBNw8FrfNrrUasCoIH4kyno8MNH0wAE/vtNCFk=@vger.kernel.org X-Gm-Message-State: AOJu0YwWTxf9tBda4UhiRJ74KcdiklRjEpRfLauJ4acPN25H7LbYecFf hsY/a+S0ON4tokS+rAN/4QNICija3IabB6w+Lwyvnk1nW3dkvumVVvti+noiv6E= X-Gm-Gg: ASbGncvvq/nN0IB/FBJaQMQMCTfYdWEcdbiHyEOIYTDa4vs753dSODH7+rPZgxk4PFx ku2YmZovJXOic2t0/ixU+fWKhD4kfZx2DH4wkNsDSNzRCxoTFS4wvePxN7qxEWLU8fxd3d2X4ew +VOtBg43t9rjyltXjilusbnfFqqo11AwMGcaoRJ/JPNY1j/o3gotRIP4uTUhDEAdzRzrsHZn0x5 reO9lgj/NNf0nep4CZyP/U4OWRUqiYlrt5MoLqUVdbPW2ylL+U67to6LNuLf3OioZAPfGY+kpBz YKvgwaq3Bz1sVFT/Sr6nqorO+vTzJHtTlfBZz+AaWYxJRT3FwUIqWB1i X-Google-Smtp-Source: AGHT+IHRlceyhZlACr4GcEuFhwMZV5G5wdPH4kkq8OlJkmWPgi9IdR04WHfFTNBmt5EJiPql7Pm1Bw== X-Received: by 2002:a5d:6da1:0:b0:391:21e2:ec3b with SMTP id ffacd0b85a97d-39acc466003mr790595f8f.3.1742930504728; Tue, 25 Mar 2025 12:21:44 -0700 (PDT) Received: from localhost ([2a00:23c8:b70a:ae01:9cf7:b69:fc50:980f]) by smtp.gmail.com with UTF8SMTPSA id ffacd0b85a97d-3997f9e66a7sm14478968f8f.76.2025.03.25.12.21.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 25 Mar 2025 12:21:43 -0700 (PDT) From: Christopher Obbard Date: Tue, 25 Mar 2025 19:21:28 +0000 Subject: [PATCH v2 3/4] arm64: dts: qcom: x1e78100-t14s-oled: add eDP panel Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-3-e9bc7c9d30cc@linaro.org> References: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-0-e9bc7c9d30cc@linaro.org> In-Reply-To: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-0-e9bc7c9d30cc@linaro.org> To: Douglas Anderson , Neil Armstrong , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Dmitry Baryshkov Cc: dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Johan Hovold , Rui Miguel Silva , Abel Vesa , devicetree@vger.kernel.org, Christopher Obbard X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1125; i=christopher.obbard@linaro.org; h=from:subject:message-id; bh=q4tddGAYfNL0u17TA/snEFeNG4/qEjinNjCLGvABuWw=; b=owEBbQKS/ZANAwAKAWNNxPBocEb4AcsmYgBn4wJFmq6AL00WXVDlYzrdkH4CzSmxYGmTXpa0m u9TljEzfDeJAjMEAAEKAB0WIQTxi9yLbCX5CqI9UXRjTcTwaHBG+AUCZ+MCRQAKCRBjTcTwaHBG +EmJD/9D3NOaXAF14BVPpU7PBWUrjNq7cBfm9Bg+9/4H0Sn+syOkiZE4B/CUorkHwU3lRIoJwBB 6m01gITDRd5Ar9cpudpi6QIVYTINRG5losXPeaYdzQg5kBCfcTwzmDSBL3rkHvbPIE55jmpQ6uG ivlQAixqTbZpt3HbMh3odFL/RRdhADfBnMlqH4FdJ0BgcoESYXaqH+hrN3UWAY3dlAR2PGr0PVE zFDUNSSPNnWYf3gcl7oxgG9Af7Se6sd5RXHNoYS8nyv7ASL3EHicwoCtnqJqbdzKcw+5LpyGwuk dJlROQeTGK3BTzm5K2cfXhXvCgyp3Iw2LkFUysgTmBzZOm0FlE0OPEVDFxbRPVsS7jsnOhJgmie qKvxiQbF1g/NWxDVTKHSFraFu1clWl56VxHw8T1D3ivEhzTL+Ihr1/rHtVIZdjjnM5uquI+kQCR ButPiDFpKY4GA5yUczVKZFQJ68GHBdkLo53+ukerMEhL1cRDWT+CE0LHh/Wt/uODWfDV1G/h+dZ l0kqSSxckL9iUzRRoWcAE+PhbJFvyp56uUQZoN8M2nOdxbB2qisZ8/6vS6tD2K9vpUtUvddBvb8 ujH+DkS8H+g0EyikonqP7V84j69UQ0WvcMFY39m76Uxvt/wUn9C7JSNiHJo6mtb0J94r7dSJQo+ YoAeeN6WoYtTYuA== X-Developer-Key: i=christopher.obbard@linaro.org; a=openpgp; fpr=F18BDC8B6C25F90AA23D5174634DC4F0687046F8 Add the Samsung ATNA40YK20 eDP panel to the device tree for the Snapdragon T14s OLED model. Signed-off-by: Christopher Obbard --- .../arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s-oled.dts | 10 ++++++= ++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s-oled.dt= s b/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s-oled.dts index be65fafafa736a0401a5872c40f69cb20cfbbd90..753add73df41050565e71b9faaf= ee62bb2031b75 100644 --- a/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s-oled.dts +++ b/arch/arm64/boot/dts/qcom/x1e78100-lenovo-thinkpad-t14s-oled.dts @@ -10,3 +10,13 @@ / { compatible =3D "lenovo,thinkpad-t14s-oled", "lenovo,thinkpad-t14s", "qcom,x1e78100", "qcom,x1e80100"; }; + +&panel { + compatible =3D "samsung,atna40yk20", "samsung,atna33xc20"; + enable-gpios =3D <&pmc8380_3_gpios 4 GPIO_ACTIVE_HIGH>; + hpd-gpios =3D <&tlmm 119 GPIO_ACTIVE_HIGH>; + power-supply =3D <&vreg_edp_3p3>; + + pinctrl-0 =3D <&edp_bl_en>, <&edp_hpd_n_default>; + pinctrl-names =3D "default"; +}; --=20 2.49.0 From nobody Mon Feb 9 01:34:44 2026 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5BC141EF0AD for ; Tue, 25 Mar 2025 19:21:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742930509; cv=none; b=p4YmsA7HSkr7CMqRKOHaacQw+afCNruhvnm0jT+dSoxVQvTPzQk0W0OTIw+U3xllCKgWA6fbZmCFerRdkTD8L6yNnacfOMiCgMzWoda1e51xZz5/iiMFqstSNKd9+BzCgkP/mUFW5R1LW2tFCG6A6xLQXoy6C+yBzPKTN2QpurE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742930509; c=relaxed/simple; bh=mLHtZJFLMF48TiDY/Fyy9ntYtplBGAFzZq4lKzgNgsc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=SbVUiFzwPfIxnn1vsHSM3ejawPAKJySr+tUKjjq1q6STOwFDt/VA2n2+2RaW7VO/7uFnl7lBDhNGa+SX6m7z6nu+M6vO/KEMJMgZm+/QXPetu7JiEZvBHtVFOUHtj515e1nE5Br1fPvR5E3URhwmprQgia97Xq3az1A8+MhfiNM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=ua5ImGnH; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ua5ImGnH" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-43bb6b0b898so58196215e9.1 for ; Tue, 25 Mar 2025 12:21:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1742930505; x=1743535305; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=GfMUnRKa6FZTnWMdT4iRvYn+H2j4PDg2i8e1Rmjpi6Q=; b=ua5ImGnHtXgTF53Tdm05uHakvXkVHRWhVYc6etB53Qy5UW8g0RKBxLaj+WN6rWSVxD cSp7UEc5nWrJbgh3DPrXGdI+QiJ/Glrk+Y0lVYqhKJ3xseV6d7xXZ1NlFO6HcGgJoML0 7OyKLZsiHqc3O+bB9O6I/DRn0Cqo0qvE7UF2JxCg/lUDUKzPgmjVQW0y7tiBuihyqVC7 9ZylPSgnBNHwcYoYPCesLjExYCfox3i/PPJ1+wCg3e2Q4oz+dT2mdiDynNH6dy6xyYSI mSS0i5XwxJpCcMNP6TKaaZTnrLdJ9yBzadtiqusq1CTi/jYp+eT1MIgmvhKd6EuZRV/+ Y+2g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742930505; x=1743535305; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GfMUnRKa6FZTnWMdT4iRvYn+H2j4PDg2i8e1Rmjpi6Q=; b=XrPLmVdaYs1yal02ru4p6JUJ0zZvJEg5nZi3OKUZaKAwWpUdYCeM5HYW/CiQVf1QZn VBXhiJCnDGAsFvEDzUWcICSIx1C6hHorUoyRBNaq4r9fM2RDObYDCqwp7qDJpn7P5Ogt OE6iTp/2I9thGXJ7EMcq4MQ8ekDzld7z9YezLJjMjX9OJRqYKiNFRGBcsgD4SwI8ci0t HMYD+WoPYdiUtrVs3f1D5OkYXwFYuX9JY4hNpm2LqPKSO63E56vjLXiJ5UE2E9oOx3Zq YH9nvIcSlVdbMlp34w6YQUC0NnFr01Mj8pJMMuxuWRAqG0wk98Pa4kxjUwVJc1d8RGaz ktrQ== X-Forwarded-Encrypted: i=1; AJvYcCWyPwYXne7Nnr5blN955lABMeMe3HHP768sBGcbqJldVTkQvPbwEGrdK2PnLcRjUfWLnY35ozQtd/PPbQU=@vger.kernel.org X-Gm-Message-State: AOJu0Yxdt22j8IaJ9C0YHs9VrJtG09QYv/B3HuCZn1lSKByJ1irHsvgI LCPoHp0Brty6pRwTQgC0r3Di5VBowcq+dmSxeVhqg4fdL84gRCwcAvW8MFxuwOc= X-Gm-Gg: ASbGncs2Ozfm6NZjyacv4eTvEc1tJFNw/cJeZkezOpgFrN2k+RW1oRKEIsFY7cW4gi7 /xSrFgC6FwQo846v1MXUdRRGkOeM5zA2Ww1vAMOPGdyMRipiiSw1jAISeH4QR2jM5ZkjSYf00Sv DmCfrwOMYJhJNi+dV3lAoPHzQqpG2/q03cTH9+9SVkLbotmHQLI6Wvc2BR6caCKQERu68S5cQD4 2/P2gQX+ZFb8hNc63iAuXuhLCfLWGX6sNf8kq2DZ5Qo70WzqmGi0Fg/D8BWaoIG81Y/nVEZsEi1 BJq/Upy0MObC1CF1/nWpwfbd1RrUezpwIZxnzB9zE1YSPuGMDgOm4cG9 X-Google-Smtp-Source: AGHT+IFSJk7sX8ah/jLfo3djxid/LJPIi8rrO/WV4KITHQ/DIuSczuOmd//GwyvtrJBHrFrWDtgXQw== X-Received: by 2002:a05:600c:138a:b0:43c:f184:2e16 with SMTP id 5b1f17b1804b1-43d509e3fcdmr171193605e9.5.1742930505522; Tue, 25 Mar 2025 12:21:45 -0700 (PDT) Received: from localhost ([2a00:23c8:b70a:ae01:9cf7:b69:fc50:980f]) by smtp.gmail.com with UTF8SMTPSA id ffacd0b85a97d-3997f995a05sm14372870f8f.8.2025.03.25.12.21.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 25 Mar 2025 12:21:45 -0700 (PDT) From: Christopher Obbard Date: Tue, 25 Mar 2025 19:21:29 +0000 Subject: [PATCH v2 4/4] drm/dp: fallback to maximum when PWM bit count is zero Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Message-Id: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-4-e9bc7c9d30cc@linaro.org> References: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-0-e9bc7c9d30cc@linaro.org> In-Reply-To: <20250325-wip-obbardc-qcom-t14s-oled-panel-v2-0-e9bc7c9d30cc@linaro.org> To: Douglas Anderson , Neil Armstrong , Jessica Zhang , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , Dmitry Baryshkov Cc: dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, Johan Hovold , Rui Miguel Silva , Abel Vesa , devicetree@vger.kernel.org, Christopher Obbard X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3611; i=christopher.obbard@linaro.org; h=from:subject:message-id; bh=mLHtZJFLMF48TiDY/Fyy9ntYtplBGAFzZq4lKzgNgsc=; b=owEBbQKS/ZANAwAKAWNNxPBocEb4AcsmYgBn4wJFBoQIZRwm4MEfRBT/amOrrbqvY6meAJUGs Zzs1ajSUdGJAjMEAAEKAB0WIQTxi9yLbCX5CqI9UXRjTcTwaHBG+AUCZ+MCRQAKCRBjTcTwaHBG +NBjEACj/fERHN6R6wNa/Q6CY47brEh3D2ieKKqZBxc1NEsvAR37Zc3L7OdNhHDhO0qX76l2bVz 0grE7BB4wuc7NzXZ5+fxfu5eq25/rHeM2FyHFx3XDB5Vs6s+FXp4BVh017F7kJEzfZ/lucDeVa6 +1odcCZkLKkGoV6bNBU1L3xCweb0uF2N4y5P07QWF8fJMPXz6kVXHHTi4STVlWOkua2P3GjQAPz CUshB4Vl56YUudtq8tSN694HVj78hy9vtjI9NEPsbVQcYUmETh+lBRT1wotQuj677Snt4faSTye 10veysIYlYdAe2YbXTsvNQkU7rh5HR9QSP9WCDTKuXBa1dPSVnvr3Q/csL8WrWld3tYod+XTm8W ZQINeb2U1/CnzLnpIJmaJBQuUrk5t/avx0W2AfF+HQi3YHjHz0qFfu+DCtOldywK8gQNC4aq3sP kSZ9jDk9s4CG4w92Ch6C0YSgXFBbzueiIcz/AgRDFUB4u5H9ov5vK5/Ip4CgY7AYz6VfKwflZs0 3pS3ZJH32J0AWxp3q3AHo+YM5WWrNgwz2omWAVVhNqEtOHzPACWCLtS42J+JwQF4ipqnLJVooKL T2vclFbbcxl0MU+8q8N9KaohCHZm7s6cxFPtBlWrAFirGE77N7HLFAs/1KUgOqxFtq+PXR0wsO0 vWpEvDkVpx9PB6Q== X-Developer-Key: i=christopher.obbard@linaro.org; a=openpgp; fpr=F18BDC8B6C25F90AA23D5174634DC4F0687046F8 Some eDP devices report DP_EDP_PWMGEN_BIT_COUNT as 0, but still provide valid non-zero MIN and MAX values. This patch reworks the logic to fallback to the max value in such cases, ensuring correct backlight PWM configuration even when the bit count value is not explicitly set. This improves compatibility with eDP panels (e.g. Samsung ATNA40YK20 used on the Lenovo T14s Gen6 Snapdragon with OLED panel) which reports DP_EDP_PWMGEN_BIT_COUNT as 0 but still provides valid non-zero MIN/MAX values. Co-developed-by: Rui Miguel Silva Signed-off-by: Rui Miguel Silva Signed-off-by: Christopher Obbard --- drivers/gpu/drm/display/drm_dp_helper.c | 51 ++++++++++++++++++++++-------= ---- 1 file changed, 34 insertions(+), 17 deletions(-) diff --git a/drivers/gpu/drm/display/drm_dp_helper.c b/drivers/gpu/drm/disp= lay/drm_dp_helper.c index da3c8521a7fa7d3c9761377363cdd4b44ab1106e..734b7b8e46394de21837cda6ca1= b189413b25cd8 100644 --- a/drivers/gpu/drm/display/drm_dp_helper.c +++ b/drivers/gpu/drm/display/drm_dp_helper.c @@ -3964,7 +3964,7 @@ drm_edp_backlight_probe_max(struct drm_dp_aux *aux, s= truct drm_edp_backlight_inf { int fxp, fxp_min, fxp_max, fxp_actual, f =3D 1; int ret; - u8 pn, pn_min, pn_max; + u8 pn, pn_min, pn_max, bl_caps; =20 if (!bl->aux_set) return 0; @@ -3975,8 +3975,40 @@ drm_edp_backlight_probe_max(struct drm_dp_aux *aux, = struct drm_edp_backlight_inf aux->name, ret); return -ENODEV; } - pn &=3D DP_EDP_PWMGEN_BIT_COUNT_MASK; + + ret =3D drm_dp_dpcd_readb(aux, DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN, &pn_min); + if (ret !=3D 1) { + drm_dbg_kms(aux->drm_dev, "%s: Failed to read pwmgen bit count cap min: = %d\n", + aux->name, ret); + return 0; + } + pn_min &=3D DP_EDP_PWMGEN_BIT_COUNT_MASK; + + ret =3D drm_dp_dpcd_readb(aux, DP_EDP_PWMGEN_BIT_COUNT_CAP_MAX, &pn_max); + if (ret !=3D 1) { + drm_dbg_kms(aux->drm_dev, "%s: Failed to read pwmgen bit count cap max: = %d\n", + aux->name, ret); + return 0; + } + pn_max &=3D DP_EDP_PWMGEN_BIT_COUNT_MASK; + + ret =3D drm_dp_dpcd_readb(aux, DP_EDP_BACKLIGHT_ADJUSTMENT_CAP, &bl_caps); + if (ret !=3D 1) { + bl_caps =3D 0; + drm_dbg_kms(aux->drm_dev, "%s: Failed to read backlight adjustment cap: = %d\n", + aux->name, ret); + } + + /* + * Some eDP panels report brightness byte count support, but the byte cou= nt + * reading is 0 (e.g. Samsung ATNA40YK20) so in these cases use pn_max + * for pn. + */ + if (!pn && (bl_caps & DP_EDP_BACKLIGHT_BRIGHTNESS_BYTE_COUNT) + && pn_max) + pn =3D pn_max; + bl->max =3D (1 << pn) - 1; if (!driver_pwm_freq_hz) return 0; @@ -4003,21 +4035,6 @@ drm_edp_backlight_probe_max(struct drm_dp_aux *aux, = struct drm_edp_backlight_inf * - FxP is within 25% of desired value. * Note: 25% is arbitrary value and may need some tweak. */ - ret =3D drm_dp_dpcd_readb(aux, DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN, &pn_min); - if (ret !=3D 1) { - drm_dbg_kms(aux->drm_dev, "%s: Failed to read pwmgen bit count cap min: = %d\n", - aux->name, ret); - return 0; - } - ret =3D drm_dp_dpcd_readb(aux, DP_EDP_PWMGEN_BIT_COUNT_CAP_MAX, &pn_max); - if (ret !=3D 1) { - drm_dbg_kms(aux->drm_dev, "%s: Failed to read pwmgen bit count cap max: = %d\n", - aux->name, ret); - return 0; - } - pn_min &=3D DP_EDP_PWMGEN_BIT_COUNT_MASK; - pn_max &=3D DP_EDP_PWMGEN_BIT_COUNT_MASK; - /* Ensure frequency is within 25% of desired value */ fxp_min =3D DIV_ROUND_CLOSEST(fxp * 3, 4); fxp_max =3D DIV_ROUND_CLOSEST(fxp * 5, 4); --=20 2.49.0