From nobody Tue Dec 16 11:50:08 2025 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6EC9226157E for ; Mon, 24 Mar 2025 12:53:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742820782; cv=none; b=HJGvkffMyPTn+cZBjJYxoLEiKgJYa5ATGlGUUEUUmqSUnIyRPqZOuuoCtrMaOsymyhgRiJH4KBoYq4HJD1o8DCoVFjmOrXMxWkrycGIQaet04wEv0S67///vwXN0w0wbYnGt6pnskdAMPsdq0UBN1CF6D9opnk9dX01O/bylZrs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742820782; c=relaxed/simple; bh=TMohEHJYtiKqK0QbIroGrKg9TkVJrqxKDbkvZhKqhrA=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=XGQkRnD6HAVhAcVd6AGo1KPgIS9reB83z6oOO+QCgxU2O3zAHYFRLdkU733sbZvomR86XHW7Pw5xrwd8HZCLwuVfCTtjZB0EzkSRp8scvXjLPj1qPtI47AFw2WlOfNbifRcC05mxLOzjbRNa+myjWJLgPpU8bRYIJKpVn6VkpoM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=bMzAPTZk; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="bMzAPTZk" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-43d4ff56136so2414555e9.3 for ; Mon, 24 Mar 2025 05:53:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1742820779; x=1743425579; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=0KdXJF27mp6zumhGhPwYMpFXFYh4NX8AS29XMRUS7KY=; b=bMzAPTZkNXqiToC/rKIygZtbA2QvG/ksDqk/sCmwUv9Z+MvoQX4qtwwtGe542A5pxX VdzIgaPZ/+0kAmWHIJ70MWCN8UQ2TkVVyN9EfrUeKyfHUiYnunfYl/hhE/kGUlqJk3yi NthTVc9yiwhem9+oj/4R3p8W2LJic181Lv1F7+KSRO3vQ4hneI2BEaB1FD632s6OqV9r ah+wOVLfHdicinkKVy1QNSrMPybQkWgozjhGDLnv55gk3Uyb5jq+bP09ZBGxJlMlEC/1 UZemviVnI6rzm121kSTxaqNcaG7nL7tsJvzZYb9qjzdq987JFrpgQaezQs/0eRJty7s8 lfXQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742820779; x=1743425579; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=0KdXJF27mp6zumhGhPwYMpFXFYh4NX8AS29XMRUS7KY=; b=EXqOUrZ+TjL2sc9iNUFKm5AniLYqVJqcsnafr8axkBiMUSkkO0Ltz8sZMd/Nn+YYjj lJzw6GPJPro/jWzOPmaNn+D/a1ls7If26k+JZQ+0j3cJBiRPQ/q/rSFSKlZAM4Aa2zqw onCcGqPWhL+dtlp8UiSFfVhXhGk/XLswUuMEq3ymnvRvuhR4tsfX11iTAlIzENqpYfKQ s8wqB1m09+IfqVj3jH7+5g3nZL4QfJ3W2S5NTxfdEO3AtiabEEOvgzdPg9/bbNRiuNzQ LqoGZlXCcMAGzeY7A7jA+8VJ6VpEqSPtw+12oJOFxPYH/W3jrnSfp6SIg9RS4HsNuuUe eCRw== X-Forwarded-Encrypted: i=1; AJvYcCV6E6AOmkY0khHVxVIEGoQ7lCLFs5xJbEdQaItMJVRm4bL3zAnq0i8NrEbbySFCqww+LBxUi0tmUdhOTO0=@vger.kernel.org X-Gm-Message-State: AOJu0YzzKih18dznJiWtP77YqylxDv5XQzGxdjz/a/Zqqa/3y4xzIQPF DOqaQW6SO/N8Ajul/bDgJO6QPyUIuT3oaR93o4JWbvRX4XrazHEdpWaaCOusUgo= X-Gm-Gg: ASbGncvgRVrMGzh/igTFWTNsVIaPXbPyXulOmw2IKKZhgSz66rLWDeoB16wgLVophZT hYUJ8418lvAgV3dHYvqeFdPqZdtf3tTiIJ5+dMVPkNntSUqoY3SKtRNv+MN/Vc7XoH4puzReU6v mEZ96toOZOHygzSR1iWDwCJ/iuNYewlu0M2TmZfoFzjVWy+sVOUSddkK7VoyhurKoumiit44EU8 sWvgV0gefDzJEGRrUtlhhuANxqxsAfpWkCFgpf0WuuUGssX37Qznri93mpbY6hi4jSJsoOkzd19 U6S3AKcpA9sr+THgHWcmfVdpa9JveZKE3C4+Q7Bn4QB+ATKzG4VCFnzJzA== X-Google-Smtp-Source: AGHT+IHMYjwcP6IQLAQEeK4JGYmy7U3UUT8QxLTRI83cizBxKScOV+rOEFHkV2KbRv9UquSBZq4bDQ== X-Received: by 2002:a05:600c:350b:b0:439:9909:c785 with SMTP id 5b1f17b1804b1-43d56dc2af2mr36266185e9.7.1742820778571; Mon, 24 Mar 2025 05:52:58 -0700 (PDT) Received: from krzk-bin.. ([178.197.198.86]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3997f9efcb1sm11087576f8f.94.2025.03.24.05.52.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Mar 2025 05:52:58 -0700 (PDT) From: Krzysztof Kozlowski To: Joerg Roedel , Will Deacon , Robin Murphy , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Yong Wu , Matthias Brugger , AngeloGioacchino Del Regno , Maxime Ripard , David Heidelberg , iommu@lists.linux.dev, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-msm@vger.kernel.org Cc: Krzysztof Kozlowski Subject: [PATCH] dt-bindings: iommu: Correct indentation and style in DTS example Date: Mon, 24 Mar 2025 13:52:50 +0100 Message-ID: <20250324125250.82137-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" DTS example in the bindings should be indented with 2- or 4-spaces and aligned with opening '- |', so correct any differences like 3-spaces or mixtures 2- and 4-spaces in one binding. While re-indenting, drop unused labels. No functional changes here, but saves some comments during reviews of new patches built on existing code. Signed-off-by: Krzysztof Kozlowski Reviewed-by: AngeloGioacchino Del Regno Reviewed-by: David Heidelberg Reviewed-by: Rob Herring (Arm) --- .../iommu/allwinner,sun50i-h6-iommu.yaml | 24 ++-- .../bindings/iommu/arm,smmu-v3.yaml | 20 ++-- .../devicetree/bindings/iommu/arm,smmu.yaml | 104 +++++++++--------- .../bindings/iommu/mediatek,iommu.yaml | 18 +-- .../bindings/iommu/qcom,apq8064-iommu.yaml | 20 ++-- 5 files changed, 92 insertions(+), 94 deletions(-) diff --git a/Documentation/devicetree/bindings/iommu/allwinner,sun50i-h6-io= mmu.yaml b/Documentation/devicetree/bindings/iommu/allwinner,sun50i-h6-iomm= u.yaml index a8409db4a3e3..ad51ace9ca09 100644 --- a/Documentation/devicetree/bindings/iommu/allwinner,sun50i-h6-iommu.yaml +++ b/Documentation/devicetree/bindings/iommu/allwinner,sun50i-h6-iommu.yaml @@ -48,19 +48,19 @@ additionalProperties: false =20 examples: - | - #include - #include + #include + #include =20 - #include - #include + #include + #include =20 - iommu: iommu@30f0000 { - compatible =3D "allwinner,sun50i-h6-iommu"; - reg =3D <0x030f0000 0x10000>; - interrupts =3D ; - clocks =3D <&ccu CLK_BUS_IOMMU>; - resets =3D <&ccu RST_BUS_IOMMU>; - #iommu-cells =3D <1>; - }; + iommu@30f0000 { + compatible =3D "allwinner,sun50i-h6-iommu"; + reg =3D <0x030f0000 0x10000>; + interrupts =3D ; + clocks =3D <&ccu CLK_BUS_IOMMU>; + resets =3D <&ccu RST_BUS_IOMMU>; + #iommu-cells =3D <1>; + }; =20 ... diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu-v3.yaml b/Doc= umentation/devicetree/bindings/iommu/arm,smmu-v3.yaml index 75fcf4cb52d9..36b31197c908 100644 --- a/Documentation/devicetree/bindings/iommu/arm,smmu-v3.yaml +++ b/Documentation/devicetree/bindings/iommu/arm,smmu-v3.yaml @@ -82,14 +82,14 @@ examples: #include =20 iommu@2b400000 { - compatible =3D "arm,smmu-v3"; - reg =3D <0x2b400000 0x20000>; - interrupts =3D , - , - , - ; - interrupt-names =3D "eventq", "gerror", "priq", "cmdq-sync"; - dma-coherent; - #iommu-cells =3D <1>; - msi-parent =3D <&its 0xff0000>; + compatible =3D "arm,smmu-v3"; + reg =3D <0x2b400000 0x20000>; + interrupts =3D , + , + , + ; + interrupt-names =3D "eventq", "gerror", "priq", "cmdq-sync"; + dma-coherent; + #iommu-cells =3D <1>; + msi-parent =3D <&its 0xff0000>; }; diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Docume= ntation/devicetree/bindings/iommu/arm,smmu.yaml index 7b9d5507d6cc..5b56e4f9d106 100644 --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml @@ -621,73 +621,71 @@ examples: - |+ /* SMMU with stream matching or stream indexing */ smmu1: iommu@ba5e0000 { - compatible =3D "arm,smmu-v1"; - reg =3D <0xba5e0000 0x10000>; - #global-interrupts =3D <2>; - interrupts =3D <0 32 4>, - <0 33 4>, - <0 34 4>, /* This is the first context interrupt = */ - <0 35 4>, - <0 36 4>, - <0 37 4>; - #iommu-cells =3D <1>; + compatible =3D "arm,smmu-v1"; + reg =3D <0xba5e0000 0x10000>; + #global-interrupts =3D <2>; + interrupts =3D <0 32 4>, + <0 33 4>, + <0 34 4>, /* This is the first context interrupt */ + <0 35 4>, + <0 36 4>, + <0 37 4>; + #iommu-cells =3D <1>; }; =20 /* device with two stream IDs, 0 and 7 */ master1 { - iommus =3D <&smmu1 0>, - <&smmu1 7>; + iommus =3D <&smmu1 0>, + <&smmu1 7>; }; =20 =20 /* SMMU with stream matching */ smmu2: iommu@ba5f0000 { - compatible =3D "arm,smmu-v1"; - reg =3D <0xba5f0000 0x10000>; - #global-interrupts =3D <2>; - interrupts =3D <0 38 4>, - <0 39 4>, - <0 40 4>, /* This is the first context interrupt = */ - <0 41 4>, - <0 42 4>, - <0 43 4>; - #iommu-cells =3D <2>; + compatible =3D "arm,smmu-v1"; + reg =3D <0xba5f0000 0x10000>; + #global-interrupts =3D <2>; + interrupts =3D <0 38 4>, + <0 39 4>, + <0 40 4>, /* This is the first context interrupt */ + <0 41 4>, + <0 42 4>, + <0 43 4>; + #iommu-cells =3D <2>; }; =20 /* device with stream IDs 0 and 7 */ master2 { - iommus =3D <&smmu2 0 0>, - <&smmu2 7 0>; + iommus =3D <&smmu2 0 0>, + <&smmu2 7 0>; }; =20 /* device with stream IDs 1, 17, 33 and 49 */ master3 { - iommus =3D <&smmu2 1 0x30>; + iommus =3D <&smmu2 1 0x30>; }; =20 =20 /* ARM MMU-500 with 10-bit stream ID input configuration */ smmu3: iommu@ba600000 { - compatible =3D "arm,mmu-500", "arm,smmu-v2"; - reg =3D <0xba600000 0x10000>; - #global-interrupts =3D <2>; - interrupts =3D <0 44 4>, - <0 45 4>, - <0 46 4>, /* This is the first context interrupt = */ - <0 47 4>, - <0 48 4>, - <0 49 4>; - #iommu-cells =3D <1>; - /* always ignore appended 5-bit TBU number */ - stream-match-mask =3D <0x7c00>; + compatible =3D "arm,mmu-500", "arm,smmu-v2"; + reg =3D <0xba600000 0x10000>; + #global-interrupts =3D <2>; + interrupts =3D <0 44 4>, + <0 45 4>, + <0 46 4>, /* This is the first context interrupt */ + <0 47 4>, + <0 48 4>, + <0 49 4>; + #iommu-cells =3D <1>; + /* always ignore appended 5-bit TBU number */ + stream-match-mask =3D <0x7c00>; }; =20 bus { - /* bus whose child devices emit one unique 10-bit stream - ID each, but may master through multiple SMMU TBUs */ - iommu-map =3D <0 &smmu3 0 0x400>; - - + /* bus whose child devices emit one unique 10-bit stream + ID each, but may master through multiple SMMU TBUs */ + iommu-map =3D <0 &smmu3 0 0x400>; }; =20 - |+ @@ -695,17 +693,17 @@ examples: #include #include smmu4: iommu@d00000 { - compatible =3D "qcom,msm8996-smmu-v2", "qcom,smmu-v2"; - reg =3D <0xd00000 0x10000>; + compatible =3D "qcom,msm8996-smmu-v2", "qcom,smmu-v2"; + reg =3D <0xd00000 0x10000>; =20 - #global-interrupts =3D <1>; - interrupts =3D , - , - ; - #iommu-cells =3D <1>; - power-domains =3D <&mmcc 0>; + #global-interrupts =3D <1>; + interrupts =3D , + , + ; + #iommu-cells =3D <1>; + power-domains =3D <&mmcc 0>; =20 - clocks =3D <&mmcc 123>, - <&mmcc 124>; - clock-names =3D "bus", "iface"; + clocks =3D <&mmcc 123>, + <&mmcc 124>; + clock-names =3D "bus", "iface"; }; diff --git a/Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml b/= Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml index ea6b0f5f24de..1eac27893b03 100644 --- a/Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml +++ b/Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml @@ -218,13 +218,13 @@ examples: #include =20 iommu: iommu@10205000 { - compatible =3D "mediatek,mt8173-m4u"; - reg =3D <0x10205000 0x1000>; - interrupts =3D ; - clocks =3D <&infracfg CLK_INFRA_M4U>; - clock-names =3D "bclk"; - mediatek,infracfg =3D <&infracfg>; - mediatek,larbs =3D <&larb0>, <&larb1>, <&larb2>, - <&larb3>, <&larb4>, <&larb5>; - #iommu-cells =3D <1>; + compatible =3D "mediatek,mt8173-m4u"; + reg =3D <0x10205000 0x1000>; + interrupts =3D ; + clocks =3D <&infracfg CLK_INFRA_M4U>; + clock-names =3D "bclk"; + mediatek,infracfg =3D <&infracfg>; + mediatek,larbs =3D <&larb0>, <&larb1>, <&larb2>, + <&larb3>, <&larb4>, <&larb5>; + #iommu-cells =3D <1>; }; diff --git a/Documentation/devicetree/bindings/iommu/qcom,apq8064-iommu.yam= l b/Documentation/devicetree/bindings/iommu/qcom,apq8064-iommu.yaml index 9f83f851e61a..aaecad32dc9d 100644 --- a/Documentation/devicetree/bindings/iommu/qcom,apq8064-iommu.yaml +++ b/Documentation/devicetree/bindings/iommu/qcom,apq8064-iommu.yaml @@ -65,14 +65,14 @@ examples: #include =20 iommu@7500000 { - compatible =3D "qcom,apq8064-iommu"; - reg =3D <0x07500000 0x100000>; - interrupts =3D , - ; - clocks =3D <&clk SMMU_AHB_CLK>, - <&clk MDP_AXI_CLK>; - clock-names =3D "smmu_pclk", - "iommu_clk"; - #iommu-cells =3D <1>; - qcom,ncb =3D <2>; + compatible =3D "qcom,apq8064-iommu"; + reg =3D <0x07500000 0x100000>; + interrupts =3D , + ; + clocks =3D <&clk SMMU_AHB_CLK>, + <&clk MDP_AXI_CLK>; + clock-names =3D "smmu_pclk", + "iommu_clk"; + #iommu-cells =3D <1>; + qcom,ncb =3D <2>; }; --=20 2.43.0