From nobody Tue Dec 16 11:50:10 2025 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E65BD25F99C for ; Mon, 24 Mar 2025 12:52:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742820742; cv=none; b=Fk1l+r017JhoHK2nhAbpIAuDip7vzRda1I1Idb7y1F9+2So8nqH1QRhT8yvYJjEQqhr+EwJfRyZ53Eya6wl+npGxAg/gMgdJMpohd6MKl1XiBz6ssMjZ6Ue7N1AqNxdVKf7WjRbmOMUIKBmZee1P+HCpcP4crHm4dnkpAJ98j8c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1742820742; c=relaxed/simple; bh=XmslR/Vg4hs/QHIazREQ4yXkaF0TQY97XYcslTIRk04=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=EXJF0uDz7XZX47qIQ8Z2G+veewsVcQ5QT5jyKmideIHbnTj1Nt9JINV9hMfdMwA7p5L0Prf6PRu1JYvREZN1xvuotSpsGdl7RGVnIwWUodGp+FbvOZZW2LUOa5U6qR3RTifO0tl8NKU2zHy0fbr2BfkkwlEkDLX99NS7ZXPliks= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=nqEUBMt1; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="nqEUBMt1" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-43cf825f46bso1727685e9.3 for ; Mon, 24 Mar 2025 05:52:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1742820738; x=1743425538; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=YmgPaODJNGvBgG/4ktzRCLfPHcR/ClhvCHwJ0srwcr0=; b=nqEUBMt1ulxV5KZY2o/xJs+/F7y5rHG1GH7wWqlfRTxqp7wv/EWG56Zim7YU6CtDh5 xS6haPKSZ1qFRIwBOOM2CJWvn/L8zbjveBIb2vRDQL0nNsi40tJsDXw01Z4+1GRXEOzf ozkFktIZ+5cr2Xyuqnf+BUEKuop0jR9ab5ekIw7TVt0zc82/713C/7BllugYUmmKnfJf ef1a96QxtNUe3HsY0S8bGfpeib9JFckkncVUuP0+dMXHyxjxCCk7gV+A8xSLn8ozPvtb o0MXdFZYqHYC/i4x6QulvU2Cc+puqJNnqUrIs2huiQ/tidAxOteq2x1ep1zzAmR/wbT+ g09w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1742820738; x=1743425538; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=YmgPaODJNGvBgG/4ktzRCLfPHcR/ClhvCHwJ0srwcr0=; b=dLfyWsd/VRh4SUy5B2U4IpLvjUB3wgXgS13VumWqWUY685ZkcvnD/JcK783vNgusu8 1tt1ZFB+Sk3DM7si+FkkGvhHMsMdf/JKMApDmhS3ZzPq5z9f4hNrc/eM5T4+wHtB/JwN 9k3fjMuRLeY0bH8tBP9mvJdOL28vBwErtHl4n/O4HLw+1nlB4xK2Lfgz0tjwGMjj3NOW xcR/9s9CaXdZOgrD5fK+4R02PE6uLS1MamKhMhUoSj+RM+zmaCX59aqgO7GO18edalBT 46gEmt1K2U0YeHw6KkqbbV7LaBWFIVE8olniA3HLFS89PMPpE2rI5TviJAshafBlmqjN XfLw== X-Forwarded-Encrypted: i=1; AJvYcCX0T/isMhLL32PVhOuV2SAue4Q3nVujXLYQ4Ooub5muvhbK/7T0ymhNF4+mWQwoDyXffMb8B8AkC40is9E=@vger.kernel.org X-Gm-Message-State: AOJu0YwSywp43aB5CJSjoxtjdzwAjNEtS7Jp3edeTi7tJRTlBZ8FLuu9 3DNpAqlCDFcA6buPFm4bx3pdqpeziezCfBsGDcayzuHsnrrjQiMx6qV22CzUHPY= X-Gm-Gg: ASbGncuaIkhP0S873NuPG9ri7XkXXQhkJ6SlGh/LfWN5sV3b/ij2orl52QlCwDEZpDE YVM7jHxtIShKym5lc1EHQpncVpMjs8ZvV73ngUBFWQGYu05EOqBlONoeWf6XI8yNrSrKdVVmGOJ 54Jurm7AUP7Ly72Ll9RxvPePaWIApH+3n9m63c7qhX963g1NjBchWxtq52QitD+Zyo/RulP/6/e xmYiGycPwzk62+AsaU6njOEhYXH2RZGbkxdBfJYc2XmkcSo9gxHWpRb3q1Gu9SrI2m/L1tx1Sbe W3kfEAz9onbsA0hOZbrg9wHsE+blaHEmXKwcygen0wwxCDATvVdD4IR2mg== X-Google-Smtp-Source: AGHT+IEdhY6sjyudCupWSNHVoMtEE08tS+Gsw4HB1HrNezGJ7bnExp/+sj0jdITIMdTxs+m/86N54A== X-Received: by 2002:a05:600c:3ba2:b0:439:930a:58a6 with SMTP id 5b1f17b1804b1-43d50a4f961mr35834435e9.8.1742820738094; Mon, 24 Mar 2025 05:52:18 -0700 (PDT) Received: from krzk-bin.. ([178.197.198.86]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3997f9b5939sm11135148f8f.60.2025.03.24.05.52.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Mar 2025 05:52:17 -0700 (PDT) From: Krzysztof Kozlowski To: Srinivas Kandagatla , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Nicolas Saenz Julienne , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org Cc: Krzysztof Kozlowski Subject: [PATCH] dt-bindings: nvmem: Correct indentation and style in DTS example Date: Mon, 24 Mar 2025 13:52:14 +0100 Message-ID: <20250324125214.82028-1-krzysztof.kozlowski@linaro.org> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" DTS example in the bindings should be indented with 2- or 4-spaces and aligned with opening '- |', so correct any differences like 3-spaces or mixtures 2- and 4-spaces in one binding. While re-indenting, drop unused labels. No functional changes here, but saves some comments during reviews of new patches built on existing code. Signed-off-by: Krzysztof Kozlowski Reviewed-by: Rob Herring (Arm) --- .../devicetree/bindings/nvmem/nvmem.yaml | 60 +++++++++---------- .../devicetree/bindings/nvmem/rmem.yaml | 20 +++---- .../bindings/nvmem/rockchip-efuse.yaml | 20 +++---- 3 files changed, 50 insertions(+), 50 deletions(-) diff --git a/Documentation/devicetree/bindings/nvmem/nvmem.yaml b/Documenta= tion/devicetree/bindings/nvmem/nvmem.yaml index 4fd015d402ce..c24e3667accd 100644 --- a/Documentation/devicetree/bindings/nvmem/nvmem.yaml +++ b/Documentation/devicetree/bindings/nvmem/nvmem.yaml @@ -50,43 +50,43 @@ additionalProperties: true =20 examples: - | - #include + #include =20 - qfprom: eeprom@700000 { - compatible =3D "qcom,msm8974-qfprom", "qcom,qfprom"; - #address-cells =3D <1>; - #size-cells =3D <1>; - reg =3D <0x00700000 0x100000>; + qfprom: eeprom@700000 { + compatible =3D "qcom,msm8974-qfprom", "qcom,qfprom"; + #address-cells =3D <1>; + #size-cells =3D <1>; + reg =3D <0x00700000 0x100000>; =20 - wp-gpios =3D <&gpio1 3 GPIO_ACTIVE_HIGH>; + wp-gpios =3D <&gpio1 3 GPIO_ACTIVE_HIGH>; =20 - /* ... */ + /* ... */ =20 - nvmem-layout { - compatible =3D "fixed-layout"; - #address-cells =3D <1>; - #size-cells =3D <1>; + nvmem-layout { + compatible =3D "fixed-layout"; + #address-cells =3D <1>; + #size-cells =3D <1>; =20 - /* Data cells */ - tsens_calibration: calib@404 { - reg =3D <0x404 0x10>; - }; + /* Data cells */ + tsens_calibration: calib@404 { + reg =3D <0x404 0x10>; + }; =20 - tsens_calibration_bckp: calib_bckp@504 { - reg =3D <0x504 0x11>; - bits =3D <6 128>; - }; + tsens_calibration_bckp: calib_bckp@504 { + reg =3D <0x504 0x11>; + bits =3D <6 128>; + }; =20 - pvs_version: pvs-version@6 { - reg =3D <0x6 0x2>; - bits =3D <7 2>; - }; + pvs_version: pvs-version@6 { + reg =3D <0x6 0x2>; + bits =3D <7 2>; + }; =20 - speed_bin: speed-bin@c{ - reg =3D <0xc 0x1>; - bits =3D <2 3>; - }; - }; - }; + speed_bin: speed-bin@c{ + reg =3D <0xc 0x1>; + bits =3D <2 3>; + }; + }; + }; =20 ... diff --git a/Documentation/devicetree/bindings/nvmem/rmem.yaml b/Documentat= ion/devicetree/bindings/nvmem/rmem.yaml index 85f9f5de3906..dc714309e7b9 100644 --- a/Documentation/devicetree/bindings/nvmem/rmem.yaml +++ b/Documentation/devicetree/bindings/nvmem/rmem.yaml @@ -38,17 +38,17 @@ unevaluatedProperties: false =20 examples: - | - reserved-memory { - #address-cells =3D <1>; - #size-cells =3D <1>; + reserved-memory { + #address-cells =3D <1>; + #size-cells =3D <1>; =20 - blconfig: nvram@10000000 { - compatible =3D "raspberrypi,bootloader-config", "n= vmem-rmem"; - #address-cells =3D <1>; - #size-cells =3D <1>; - reg =3D <0x10000000 0x1000>; - no-map; - }; + nvram@10000000 { + compatible =3D "raspberrypi,bootloader-config", "nvmem-rmem"; + #address-cells =3D <1>; + #size-cells =3D <1>; + reg =3D <0x10000000 0x1000>; + no-map; }; + }; =20 ... diff --git a/Documentation/devicetree/bindings/nvmem/rockchip-efuse.yaml b/= Documentation/devicetree/bindings/nvmem/rockchip-efuse.yaml index b80fd8d1ae5b..aa93ebc41a8e 100644 --- a/Documentation/devicetree/bindings/nvmem/rockchip-efuse.yaml +++ b/Documentation/devicetree/bindings/nvmem/rockchip-efuse.yaml @@ -58,16 +58,16 @@ examples: - | #include efuse: efuse@ffb40000 { - compatible =3D "rockchip,rk3288-efuse"; - reg =3D <0xffb40000 0x20>; - #address-cells =3D <1>; - #size-cells =3D <1>; - clocks =3D <&cru PCLK_EFUSE256>; - clock-names =3D "pclk_efuse"; + compatible =3D "rockchip,rk3288-efuse"; + reg =3D <0xffb40000 0x20>; + #address-cells =3D <1>; + #size-cells =3D <1>; + clocks =3D <&cru PCLK_EFUSE256>; + clock-names =3D "pclk_efuse"; =20 - /* Data cells */ - cpu_leakage: cpu_leakage@17 { - reg =3D <0x17 0x1>; - }; + /* Data cells */ + cpu_leakage@17 { + reg =3D <0x17 0x1>; + }; }; ... --=20 2.43.0